Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

Text to Hole Constraint

$
0
0

Hi All

 I've created some text using Etch in a inner layer, and I've a VIA with supressed pad (basically just a drill hole) through that inner layer. Somehow the drill hole is stacking the text and it doesn't give me DRC flag. Anything I can do to flag this kind of error? Constraint manager?

 

thanks!


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>