Strange VIA behavior

Good Day 

I am getting this strange issue, which is about my OrCad 9.2 PCB Editor, unwanted VIAS and connectors occurs whenever I reopen the layout design after completing and closing my  layout design, can anyone suggest me the casue of this strange error?  

thanks in advance, :)