Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

question of DRC check for Soldermask to cline spacing with respect to top and bottom layers

$
0
0

Hello everyone~

I've meet a weird problem.

The DRC check can only find the spacing error of top layer, but can't find the error of bottom layer , I mean the Soldermask to cline spacing . 

I've set the parameter in the blank of "Line to Thru Via", both layers TOP and BOTTOM I've set 0.2mm.

Additionally I've also set the parameter in the blank of "Soldermask to Pad or cline spacing",too.

Is there any to make DRC check find this spacing error of bottom layer?


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>