Hello,
how I can calculate the IC trace length (or better package delay) of any IC using only IBIS model? I need this data to match relative delay of nets in target PCB design.
I think I need to make any simulations to calculate this kind of delay.
Could someone provide to me any instuctions how I can implement this or maybe provide example, please.
Hope for you assistance.