Hello
Is there any way to insert a clearance constraint to avoid high voltage clearance violation between different layers.
As i see it must take into acount the layer stackup dielectric thicknesses and make angular geometric clearance calculation between different objects in different layers ?
Maybe any body uses a custom SKILL for that ?
Thank you