Non plated holes error is not showing in cadence PCB design

 Hi all,

In my design two non plated holes are there. two different traces are passing through the non plated holes in inner layers, but not showing error.

please find attached snap short,

any one help me.

Thanks,
Balaji