Hi there,
Recently we found a stupid error in a rather complcated circuits design. As follwing picture shows, two power ports MGTAVCC and MGTAVTT are wrongly connected to one another. But commmon DRC can not find out this kind of error.
Is there any effective method to find this error by Cadence DRC?
Thanks very much.
