Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

Constraint Manager Design for Fab Mask Checks

$
0
0

Does a good reference exist someplace detailing how to use the Constraint Manager Design for Fabrication Mask constraints that showed up in 17.2-2016 Hotfix 25?  I have created a DFFMaskCset, created a Mask subgroup that selects all of the soldermask subclasses (PkgGeo, BrdGeo, pin, & via) and applied the CSet to it, and I have enabled the Mask analysis modes.  When I run DRC, I get no errors related to the soldermask, even when I set the Slivers and Islands values to something ludicrous like 100mil.  The What's New in the Hotfix doc doesn't offer any wisdom beyond a little description of each setting.

Many thanks.


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>