Hello,
I have exracted a resistance network that models one trace on my PCB with PowerDC.
The result is a .ckt file that contains a spice subcircuit with 12 ports.
How can I use this subcircuit in a schematic simulation? I cannot find any documentation...
Thanks a lot
Francesco