Constraint manager in 16.3

Hi all,

I am using Allegro 16.3 ,I am doing DDR 2 routing with 2 Memory devices .I am unable to understand COnstraint manager for routing od Address/Control  using Tpoints and how to use SigXploer for Propogation delay length matching .I have Help Book but its not that usefull .

Pls help .