Clik here to view.
Creating a non-plated through hole
Hello everyone,I am implementing a 2 layer PCB board using Cadence Allegro V-17.2. I am using a Current Sense probe that needs to go through a single hole in the PCB.I need contacts on both layers but...
View ArticleClik here to view.
OrCAD Capture Lite Initial Conditions Option Grayed Out
When using OrCAD Capture Lite, the "IC" option on capacitors and inductors is grayed out. This is a problem because I need to be able to set them to a value when doing the analysis. After searching...
View ArticleClik here to view.
Cross probe and moving symbols
I have randomly been able to select symbols in Capture and then move the group of symbols all at once in Allegro. This happens randomly and I cannot seem to be able to duplicate it all the time. What...
View ArticleClik here to view.
Capture CIS, problems creating more than two Variants
I have a design and I need to create two different variants from the base design, so I have the core design and two variants.I am able to create one of the variants by selecting in the core design...
View ArticleClik here to view.
DE HDL newbie questions
Previously Orcad CIS user, fairly new to DE HDL.In DE HDL,1. Is there a feature where I can find and replace netnames?2. How do I select just netnames or just pins or just symbols. 3. I have 2 DE HDL...
View ArticleClik here to view.
how to correctly match pins?
Hello, I am fairly new to PCB design and am currently trying to make my own PCB. I am having trouble figuring out how to tell which pin is which on OrCAD Capture 16.6.Above is a capacitor that is in my...
View ArticleClik here to view.
User Properties in Allegro/PCB Designer
Know I did this previously but can't remember how ..I have annotated a user property from CIS to Allegro. I now want to select or highlight components using the user defend property and value.How do I...
View ArticleClik here to view.
Jogs in ratsnest in layout
Is there a way to make ratsnests draw straight lines between pins, instead of jogs?
View ArticleClik here to view.
Orcad Capture: Hide Pin Numbers Without Editing Part
Guys,Is there a way to hide schematic symbol pin numbers without editing the schematic symbol itself? We use the CIS database and part manager, so if I make any changes to a symbol OrCad creates a new...
View ArticleClik here to view.
Error when opening OPJ file through VirtualBox Shared Folder?
Has anyone ever seen a similar error message to this when trying to open an OPJ file in a shared folder in Virtualbox? I'm not sure if the shared folder, or Virtualbox is directly responsible for this...
View ArticleClik here to view.
Need to update pin numbers on layout part
I have a layout part that I need to change pin numbers on. How can I change a pin number? If it's showing as pin 1 for example, and I want to change it to pin 1?
View ArticleClik here to view.
reload revised part into Allegro PCB
I've revised a part in my footprint library, and want to update thelayout file. How do I do that?
View ArticleClik here to view.
OrCad Capture Netlist generation - Customizing Part Name
Is it possible to customize the Part Name, as it appears in pstxprt.dat (NETLIST generated by OrCad). It seems to take several schematic part properties, such as footprint, symbol name, and others to...
View ArticleClik here to view.
Loading, viewing, printing or converting Orcad V3.22 Schematic Files
We have a problem. We are doing a small project that has the schematics in Orcad V3.22 format. We can run Orcad V3.22 to view the schematics but we cannot print them as no parallel ports available and...
View ArticleClik here to view.
Provide high effectiveness of PCB and PCBA service
Hi，This is Danior from MKTPCB. We can provide.1):All kinds of PCB Fab such as PCB copy, Aluminum PCB, Rigid PCB,Multilayer PCB and Metal Core PCB etc.2):Component procurement3): Assembly of PCB (SMD...
View ArticleClik here to view.
Propagation Delay Analysis
Hi Everyone,I have a PCB that has very different propagation velocities on the outer layers (microstrip) vs the inner layers (stripline).As a result, total etch length is not enough to satisfy my...
View ArticleClik here to view.
Clik here to view.
Help with understanding of vsin source in PSPICE
Note from moderator - this was part of another thread in the Custom IC Design forum but was inappropriate for that forum, so moved to the PCB Design forum.Hi, can you explain one moment. I'm trying to...
View ArticleClik here to view.
Defining and using vias
I've defned a via in my padstack library. How do I tell layout I want to use it? I tried finding a setting in preferences with no success.
View ArticleClik here to view.
PCB Editor layer transparency not working right
I'm trying to get the top copper layer, solder mask, and paste masks to show together. This is usually always worked for me and the colors are blended together.However now I'm looking at a board that...
View Article