Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

PCB DESIGN

Could anyone suggest 2 layer impedance controlled PCB stack up

View Article


Image may be NSFW.
Clik here to view.

Changing drill size for a particular component in Orcad PCB Layout

I was wondering how I can increase the drill sizing (drill layer)  for a component (Test Point)  in Orcad Layout ? Thanks!

View Article


Image may be NSFW.
Clik here to view.

Impedance calculation in inner layers

I have a 6 layer board where layer 2 and layer 5 are ground and power plane other layers i.e, layer 1,3,4,6 are conducting layers.While routing on the top layer the impedance is calculated taking the...

View Article

Image may be NSFW.
Clik here to view.

OrCAD Layout Library Manager crashes on SaveAs

I use OrCad 16.2.  I have a custom library that I use in Layout.  I have often used "Save As" to add a footprint from another library, or board layout (.max file), to my custom library.  Suddenly, it...

View Article

Image may be NSFW.
Clik here to view.

change Pin size of block in hierarchy design

Hi,there.I'm now using hierarchy design. but I found that the pin size displayed in the block is too small that makes it difficult to view. Are there any ways too make it bigger?

View Article


Image may be NSFW.
Clik here to view.

Capture crashes when running DRC

I'm learning to use Capture, and when I get to the point where I need to run DRC, the program starts not responding and crashes. Any ideas?

View Article

Image may be NSFW.
Clik here to view.

Auto Rename Ref Des in 17.2 - space between characters?

I am using the auto rename function, and when I select Preserve Current Prefixes, it adds a space between characters, such as C 147 instead of C147. I've tried changing the settings, but I can't seem...

View Article

Image may be NSFW.
Clik here to view.

Rat shown on via despite connection

In Allegro 17.2 HF045 when I add shape or cline to connect a pin to pin still the rats for some via is shown. As in picture below clearly both pin are connected but the rat is shown. How can I fix...

View Article


Image may be NSFW.
Clik here to view.

PicknPlace File generated from Orcad Layout is not in correct format

The manufacturer is stating that the pick n place file (XY data file), the locations are not referring to the body center for most of the components. I was wondering how I could make it so that the...

View Article


Image may be NSFW.
Clik here to view.

Hide a schematic net name

Hi, I would like to be able to name a net in OrCAD Capture, and then hide it so it doesn't show on the schematic (or, at least in the exported PDF of the schematic). I have previously used PCAD that...

View Article

Image may be NSFW.
Clik here to view.

Renaming caused problems with pin pair definitions

After renumbering and backannotating the ref des on a design, DRC's appeared on BUSS signal lengths since the U* are no longer the same and a few of (but not all) the pin pairs were different since...

View Article

Image may be NSFW.
Clik here to view.

Defining Vias With Different Anti-Pads/Selected Layers In Positive Planes

Engineer has requested a smaller anti-pad on only 2 plane layers for a via on a high speed diff pair. I've created the special via with the different anti-pads on the 2 layers (whose names match the...

View Article

Image may be NSFW.
Clik here to view.

PCB Editor is slow or app stop woking when I trie to move a part or symbol

Hi,I am having a lot of problems with PCB editor application. Always, when I trie to move a symbol or any part on the canvas it takes a lot of time and some times the application takes a lots of time...

View Article


Image may be NSFW.
Clik here to view.

How to delete components using script

I need to delete a bunch of components (like 100 caps), I tried looking around the command to find a component using console commands but not luck.What's the script equivalent of Find->component

View Article

Image may be NSFW.
Clik here to view.

Not allowing Dynamic shape on etch layer

I have a 4 layer design that I thought looked good but I keep getting DRC errors about all of my pins being to close to GND and/or 5V.Looking into it my plane shapes are static and all of my pins are...

View Article


Image may be NSFW.
Clik here to view.

ERROR in 3D Canvas Viewer Export to STEP File.

Hi,I am trying to export the STEP file from 3D viewer but it gets exported and i see list of errors/warnings.Component model 'User_Library-RES_1609-0603.step' not found - ignoring for 'C119'.Component...

View Article

Image may be NSFW.
Clik here to view.

Calculation of microstrip impedance in topology extraction (Allegro PCB SI)

I am new to PCB SI. I have got a problem of calculated microstrip impedance in Allegro PCB SI.I could address the problem that the doubtful calculation results were the microstrips whose traces were...

View Article


Image may be NSFW.
Clik here to view.

SigXp -> CM

Hi,I've imported a single line topology with impedance and PD defined into CM as an ECS.However nether of these values show up among the constraints.What is the proper way to transfer constraints from...

View Article

Image may be NSFW.
Clik here to view.

When using package symbol creator, standard library of footprint no longer...

Quite often I use the package symbol wizard to create new parts for my design, however recently when I go to select the psm file for the holes I can no longer find the standard examples like...

View Article

Image may be NSFW.
Clik here to view.

Xtalk simulation

Hi,Is there a way to extract coupled traces into Sigxp directly in OrCAD PCB Designer Professional or OrCAD PCB SI?I've set up Geometry Window, Min Coupled Length, Cutoff frq, but the extracted...

View Article
Browsing all 5525 articles
Browse latest View live