Clik here to view.
document of entire parameter for generating reports
Hi AllI tried to generate cusomized report refer to "Extract UI" window with text editor...but there is no any "find" function so it's hard to find the code that I want.so is there any document or...
View ArticleClik here to view.
DRC Driven Same Net Spacing Clearance Working for Through Pins but Not SMD Pins
As stated in the title, DRC driven clearance appears not to work for SMD pins, but does work for through-pins. I can add properties for clearance and type to the SMD pin and that will work just fine,...
View ArticleClik here to view.
Pdf out parameters
Hi, I have started getting the name of the film as a header and footer in all of my pdfs. The command also writes a pdf_out_config.txt file.Does anyone know how to configure pdf out to stop this...
View ArticleClik here to view.
Cadence Download manager doesn't complete the install process
HI All, I hope someone may have run into the issue I'm having with the download manager.The Product installation guide says that the download manager should automatically begin installation of the...
View ArticleClik here to view.
generate reports which have two more other properties with text edior
Hi AllHow to generate report which include two more properties with text editor?I refer to this "">community.cadence.com/.../extracting-layout-data"and I follow the the sample code but It was not...
View ArticleClik here to view.
Mechanical hole
Hello,I would like to create a mechanical hole in Padstack Editor. This hole will not be electrically connected at all, it just serves as a guide for a socket.What do I have to put in design layers for...
View ArticleClik here to view.
Remove designated pad's thermal relief void to copper plane
In OrCAD PCB editor (version 17+), how to remove designated component pad's thermal relief void to the copper plane, so the pad will have a direct connection to the plane?This should be done only to...
View ArticleClik here to view.
Cannot load symbol
Hello,i completed a schematic design in OrCad Capture and i wanted to create a new layout of the circuit at pcb editor. My circuit consists of some capacitors,resistors,inductors and the IRF150...
View ArticleClik here to view.
Unable to route
Hello,I have a rather big issue when I want to connect the components of my pcb. I suspect however that it is simply because I do not know how to use the software well yet..First, I created two custom...
View ArticleClik here to view.
Pin numbering
Hello,Sorry, I have the impression that I ask a lot of questions these days. ^^'I have two questions concerning pin numbering :1) In a package symbol, I have two mechanical holes. These mechanical...
View ArticleClik here to view.
End to end process of schematic capture and pcb layout.
Hi all,My boss ask to provide him an End to end process of schematic capture and pcb layout.I just wonder if any of you ever create a document like this? Please share your thought.Thank so...
View ArticleClik here to view.
Why does my layer name change in XSection when importing a netlist from OrCAD...
HiI just stumbled across a strange behaviour. I have a design where I know that the names of the layers had an error (typo) a long time ago (say, July 2020). We fixed that in august 2020 in the PCB...
View ArticleClik here to view.
Allegro - Check for symbols with changed definition
HiI'd like to know if there is an automated way to see if a PCB only uses the latest symbols. Assume that a symbol is created, then placed on the PCB (let's name it PCB-A). A few months later, an error...
View ArticleClik here to view.
In Find by name more pop ups is not working
Hi,I am using allegro physical free viewer 17.2.I am facing a strange issue last couple of weeks, in the Find by name option more pop is not coming.Please help me to resolve this issue.I have...
View ArticleClik here to view.
Error in MNL File
Dear Sir,Greetings for the days...!!!When i load MNL using Auto ECo mode at that time i got below error.ERROR: Electrical package PORT4 for comp MA has 6 pins, but footprint CT5A NEW has only 2 pins.I...
View ArticleClik here to view.
Padstack Editor 17.4 problem : Value must be greater than 0
Hello !I have a big problem when creating a padstack using the Padstack Editor 17.4In the "drill" tab, I cannot enter any numeric data without having the error message: "Value must be greater than...
View ArticleClik here to view.
Capture and PCB libraries files format (olb, dra, psm)
Hello all,Parts preview in Orcad Capture and PCB designer are all but not user-friendly. Icons are way too small for preview.Does anyone know where can I find capture (OLB) and pcb layout...
View ArticleClik here to view.
Adding and deleting OffPages in TCL
I am trying to replace OffPages in Capture with TCL.I only want to replace specific OffPages and can't use the "Replace Cache" FunctionTo create a new OffPage I use the NewOffPageConnector on the...
View ArticleClik here to view.
Allegro "Update Symbols" disbands some module groups
I have a design that uses two modules (.mdd). When i need to make an edit, i open the .mdd file and make the changes. I save, exit and re-open the main project brd file. At this point i can...
View ArticleClik here to view.
Allegro Module Mapping for Parallel components
I'm wondering if these is a way to help the allergo "Place Replicate Apply" determine which components should be mapped for those in parallel.The common example is capacitors, and although this doesn't...
View Article
