Clik here to view.
Schematic lost on Allegro Design Entry CIS
Hi,I've been using allegro design entry cis on a project and so far it was working fine.Today, when I opened the project, I realized there was no schematic on it, only the design cache and the Outputs...
View ArticleClik here to view.
cant start specctra with design
 Hello is any one knowingsolution for this please help me.When i click on route->PCb router->Route Automatic then its showing error as cant start specctra with design Thanks abubakar
View ArticleClik here to view.
Why cadence graphic render so slow in windows 7
 hello averyone, i am cadence user, i use windows 7 platform on my computer, running cadence 16.3 on my office. i really wonder why its so so slow when i use smooth dynamic fill where my computer...
View Article--- Article Removed ---
*** *** *** RSSing Note: Article removed by member request. *** ***
View ArticleClik here to view.
Print out Orcad Capture DRC markers
Hi! All,Is there a way to print the DRC markers? The Orcad Capture displays all the DRC markers in green circles, but I don't seem to be able to print them out.Thanks!
View ArticleClik here to view.
Orcad capture PDF export
 Hi! All, Does anyone have used PDF Export in Orcad Capture? I kept getting the following message, "The postscript to PDF converter tool acrodist.exe not found in the path. Either supply the fully...
View ArticleClik here to view.
Getting renamed ref des into Capture
I have sorted through and figured out how to rename the ref des on a board. How do I import this info into Capture now? It only creates a .log file, not a .swp file which Capture is looking for....
View ArticleClik here to view.
Problems logging into forum
 Does anybody else ever run into login problems? I can be shut out for a day or weeks at a time. I have been in contact with tech support, but not much help there. Yesterday I was able to log on and...
View ArticleClik here to view.
ERROR(SPCODD-563): Following blocks have netlisting errors.
Hi! I would like to ask what are the possible cause for this error when packaging? ERROR(SPCODD-563): Following blocks have netlisting errors. I can't locate the errors using markers. This was...
View ArticleClik here to view.
Create .pdf from existing Cadence 16.5 Drawing
Need help to create schematic (.pdf) from existing cadence 16.5 drawing. Thanks!!
View ArticleClik here to view.
Clik here to view.
Converting Layout (.max) to CADstar PCB getting an error?
Hi,I want to convert the layout file to CADstar PCB using the export option.I had doubt on the original CADstar file?Where i have to search it. When i used to convert it means the converted file size...
View ArticleClik here to view.
DRC ERROR
 Hi All !I layout PCB for my project and I have important problem , I don't fix itI have via in SMD pad and Allegro PCB DRC error : SMD pin to thru via spacing overlap I don't know . Please help me...
View ArticleClik here to view.
Maximum Package Height
I am using Allegro PCB Editor 16.3. Although I have used this product for a while I've never needed to add Maximum Package Height as something to flag using DRC. I've looked in the documentation and...
View ArticleClik here to view.
How to translate libraries from layout to allegro
Hi everyone,I've just started using Allegro pcb editor and i want to use the libraries i had in layout,how can i convert them to be compatible with allegro?
View ArticleClik here to view.
Why cadence graphic render so slow in windows 7
 hello averyone, i am cadence user, i use windows 7 platform on my computer, running cadence 16.3 on my office. i really wonder why its so so slow when i use smooth dynamic fill where my computer...
View ArticleClik here to view.
Creating Format Symbols for Title Blocks
 Hello,I am looking to create a Title Block for my designs. I am looking thru the pcb editor defining and developing libraries. What I'm reading I could take it 2 ways. Do I have to draw the Title...
View ArticleClik here to view.
Windows 7 - Allegro Network files slow
I have both an XP box and a windows 7 Box attached to our corporate network. Both have the same releases of the Cadence tools and same Cadence service pack/Hot fix releases (up to date as of...
View ArticleClik here to view.
Anti etch shape not visible in gerber artwork
Hello allI am using PCB Editor 16.3. Â I have some areas of copper voids on my ground and power layers (negative artwork). Â The shapes are visible in the .brd file and is of the class "Anti etch/Ground"...
View ArticleClik here to view.
Formats
Are there any detail drawing or assembly drawing formats available? What I mean by formats is the border with title block and notes.
View Article