Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

What is this?

All,While building a series of slots, I have been coming across a pink bar in my slot. I turned on all my layers but am unable to see it on the .brd. Bar  is not present in symbol. It seems to have no...

View Article


Image may be NSFW.
Clik here to view.

Design Entry HDL - Updating a library component

 I am new to Design Entry HDL and waneed to update an existing component in our parts library. The pinout & footprint remain the same. I only need to change the name of the part. Is there an easy...

View Article


Image may be NSFW.
Clik here to view.

Export .dxf part two

All,Here is the second part of my pict and hopefully we can solve the mystery. See attached.-Ron Scott  

View Article

Image may be NSFW.
Clik here to view.

Exporting a .dxf

All,I am trynig to export my .brd into a .dxf. Attached is a screen shot of what I want to export. Even though these are the  items I want , when I give them to the ME, both top and bottom come into...

View Article

Image may be NSFW.
Clik here to view.

Allegro PCB SI - via model errors

Topology extraction - probe.  Simulation fails vias due to via model errors. Tried the board simulation in 16.3, 16.5, 16.6 errors in all attempts.  Rexacted the via models from the board file,...

View Article


Image may be NSFW.
Clik here to view.

A question about the pad size?

Have a question about the pad size? I am new about Cadence design. And now, I am making a footprint for a part. The pdf file shows you the min/average/max of each pin. when you make a footprint, which...

View Article

Image may be NSFW.
Clik here to view.

Welcome to the Allegro PCB Editor Forum

Welcome to the Allegro PCB Editor Forum. Use this forum to ask questions and share your experiences with other Allegro PCB Editor users. Adding reward points to questions may entice users to answer...

View Article

Image may be NSFW.
Clik here to view.

Creating netlist from OrCAD capture for design compare in PCB editor

Hi All, I am trying to create a netlist file from an OrCAD schematic. The netlist file created shall be acceptable by the design compare function in PCB editor.I checked the Help of design compare and...

View Article


Image may be NSFW.
Clik here to view.

Global spacing change

Hi allIs any skill file is there to change the spacing between lines from one value to another?????  RegardsPrashanth

View Article


Image may be NSFW.
Clik here to view.

A question about part overlap?

Hi, I am doing a board for camera, here is the lens mount~I did creat a footprint , but when I put it on board over CMOS sensor. It turns out an error. How to set up DRC and only allow this part...

View Article

Image may be NSFW.
Clik here to view.

PSPICE Simulation Error Message: Devices Failed to Converge

 Hi,I am trying to run a simulation on a triac circuit that can switch to either 24VAC or Ground.  The problem that I have is that PSPICE wants MT1 of the triac to be grounded.  If I ground MT1, PSPICE...

View Article

Image may be NSFW.
Clik here to view.

Menu items disappear when performing File/New/Mechanical Symbol

 When I select FIle/New Manufacturing Symbol a number of the first line menu items disapear that are neededto perform this command. Also once I do that if I do FIle/New Board the missing menu items do...

View Article

Image may be NSFW.
Clik here to view.

Is it possible to automatically create pin pairs in allegro?

As far as I know, to create a pin pair, I have to select the net, and do create - pin pair manually. Are there any ways to do it automatically, e.g., after selecting a bunch of nets?

View Article


Image may be NSFW.
Clik here to view.

two_layer_100ohm_impedence

Hi all, Is it possible to matching 100ohm impedence in twolayers without any reference plane ?stackup detailstop - 1.2milscore - 59milsbottom - 1.2mils. Thanks,Karthik.

View Article

Image may be NSFW.
Clik here to view.

Net shorting (Digital and Analog Grounds) in physical design and validation...

Hello folks,Does anyone has carved a effective net shorting and validation methodology.I need to short my nets at multiple instances of Analog and Digital GNDs.Later once the design is done i need to...

View Article


Image may be NSFW.
Clik here to view.

Where to find footprint for some component

 I would like to ask, if there are any footprint for the component MAX3232CD,MAX3160CAP+,BMP085,DS1307Z ??

View Article

Image may be NSFW.
Clik here to view.

He Scores!!!!

I seem to have misplaced my score detail note.Does anyone have one handy?Insteading of punching a serious of holes to seperate the boards, I suggested scoring.I guess I could recreated one, but I was...

View Article


Image may be NSFW.
Clik here to view.

How to change the pin function in Capture

Hi everbody,I am designning a network schematic and I had problem about the pin function of devices. I want to change the pin function of some IC (example from bidirectional pin to passive pin...). I...

View Article

Image may be NSFW.
Clik here to view.

Linking Part Occurrences to a Database Part (16.6 Capture CIS)

Hello,Im trying to link parts in my schematic to parts in our CIS database.  If there are multiple occurances of a part in the design, and I right-click on "Link Database Part", I think I am supposed...

View Article

Image may be NSFW.
Clik here to view.

How to change the pin function in Capture

Hi everbody,I am designning a network schematic and I had problem about the pin function of devices. I want to change the pin function of some IC (example from bidirectional pin to passive pin...). I...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>