Clik here to view.
No thru-hole pin region in Cadence
Hi all,I am wondering if its feasible to create a region/area to avoid thru-hole pin in Allegro 16.6 ? Thanks,TDP.
View ArticleClik here to view.
Importing netlist removes all BGA vias
We're way behind on updates and a recent one was finally installed. Now when I import Logic it removes all the vias under my BGA.I tried fixing the part and vias but I get this error if I don't check...
View ArticleClik here to view.
Netlist Import "Name Too Long"
Hi Everyone,So I'm trying to import a netlist to Allegro 16.6 from Capture CIS. When exporting the netlist I set the Device/Net/Pin/Name Char Limit to 255 in Capture. I also have the LONG NAME SIZE in...
View ArticleClik here to view.
Incomplete tutorial files for CM with Design Entry HDL Tutorial
Hi, I was reading "Allegro® Constraint Manager with Design Entry HDL Tutorial" section 2 and doing tutorial excersices. Unfortunately, my files differe from what I see in figures of help and I can't...
View ArticleClik here to view.
Design Entry CIS Standard BOM Template Title
I have a two part question regarding the CIS Standard BOM report template.First, is there a way to change the title (header) that prints out on the report? Not only is it not what I want, but it...
View ArticleClik here to view.
Schematic Symbol Libraries
Sorry guys, I'm pretty new here. I'm starting a small project, but I couldn't find any schematic symbol that I need, not even a 100 pins connector. I thought OrCAD comes with some libraries, but what...
View ArticleClik here to view.
allegro 3d viewer
I am a begginer at PCB designer 16.6.I tried to set a solid view for one of the layers (let's say TOP Layer) at the 3d viewer, but all I see is the FRAME of the layers.How can I setup this so I can see...
View ArticleClik here to view.
A GenCAM from Allegro
Hi cadence I want to know that is it possible to generate GenCAM file from cadence allegro 15.2? Please let me know ASAP. Waiting for reply......... Originally posted in cdnusers.org bynaren_thesia
View ArticleClik here to view.
How to create negative artwork or pdf?
Hi! First, sorry for my bad english. I'm not an allegro expert, i use it rarely. I'm using allegro PCB Editor 16.5. So far i used positive artwork files and pdf-s in my designs for positive...
View ArticleClik here to view.
What the drill size to be use in BB vias?
Hi.. I am trying to work on the six layer PCB board. In that i had configured BB via for the layers what ever to be used in the board. But my doubt is for through hole via i had specified the drill and...
View ArticleClik here to view.
Drill hole size minimizing in NCdrill Parameter
For my board file, i had placed the NC drill legend below the board. After that in case i want to minimize or maximize the drill sizes in the drill parameter is not get edited.In case of layout, the...
View ArticleClik here to view.
Is there any community for sigrity?
Hi.. Is there any community for the sigrity SI & PI analysis??????
View ArticleClik here to view.
how to browse JEDEC type in concept HDL in allegro 16.5
Hi, Any one can help me for how to browse JEDEC type in concept HDL? and I have alredy assigned library path( pad path and psm path) in PCB editor.I am using allegro 16.5 verton tool
View ArticleClik here to view.
Orcad Netlist Quick Question
When going through netlisting a design in orcad I get a popup three times that reads: pstxprt.dat' has changed on disk and has been modified in the editor. Would you like to refresh the editor with the...
View ArticleClik here to view.
Cadence allegro design workbench installation
Hi all I'm looking for instruction to setup Cadence adw enviornment (server/client), or recommended setup. I'm not able to find such info any where yet (still looking).Does any one know a good link?...
View ArticleClik here to view.
Changing Text Class
After finishing my board design I realize all my Ref Des have changed to the Manufacture class and Autosilk_Top subclass. I want to change them into the Ref Des Class with Silkscreen_Top subclass...
View ArticleClik here to view.
Constraints for fanout
Hi, I want to create some rules for Allegro PCB when it creates fanout for my BGA. I have defined two types of VIAs and I want to force Allegro to use one VIA - and thick track width - for Power&...
View ArticleClik here to view.
How to add region name property to a coppied shape
Hi,I have drwan a Rectangle for a constraint region with a region name. Now I use Z-Copy and create another Rectangle for other subclass of my constraint region. The problem is that this coppied shape...
View ArticleClik here to view.
Two boards in 3D view and DRC check
Dear All,I am very new to pcb editor and I designed a number of boards (4 layer) in layout 10.5. I need to design two PCBs which will be stacked one on top of other using board to board connector....
View ArticleClik here to view.
Why can't change NO_RAT Attribute for a scheduled net
Hi,When I try to make attribute NO_RAT on for a scheduled net in Constraint Manager I receive below message:Attribute NO_RAT: value could not be applied to Net CCLK in applicationI don't see why I...
View Article