Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

VRM four lumped elements model for PDN simulation

$
0
0

 

Hello,

I am using DC/DC Module TPS62590 in my design. When I set the PDN analysis in Allegro, it requires slew indcance (Lsew), Flat Resistance (Rflat), Output inductance (Lout), Output Resistance (Ro). I was not able to get the info directly from the data sheet. 
I referred "Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology": To calculate Lslew, I must know the maximum transient current dI and the total amount of time dt for the TPS62590 to ramp this transient current either up or down.
My question is: How can I derive these values, dI and dt, from the datasheet or from transient model?

Thanks and Regards,


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>