Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

Concept HDL Net list Importing error in VLCT RASP HIP cadence 16.6 PCB

$
0
0

Hi,

 

     I have following error while importing netlist in VLCT RASP HIB SEED PCB. Anyone can help me to clear this error.

 

#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]WARNING(SPMHNI-194): Symbol 'DIP1' for device '6453962_POGO' not found in PSMPATH or must be "dbdoctor"ed.

    Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat. 

 


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>