Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

shorten (edit) ref des silk after hierarchical layout is complete, Allegro 16.5

$
0
0

I have three layers of hierarchy in my design and the ref des silk gets very long after the reuse symbols get packaged, i.e. R412 becomes R412_0 (and even longer for some components).  After I place and route all of the components to their proper place is there a good way to shorten the text?  The board is very densely packed with parts and there is not a lot of room for ref des silk.  If there is not a good way to shorten the text back to R412 is there another method that you would recommend besides turning of ref des silk and putting new text in my hand?

Thanks in advance!


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>