Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

Route Keepout Questions

$
0
0

 1.  When I use Route Keepouts, I get DRC errors when there is a via within this Route Keepout.  The actual DRC is "Thru Via to Route Keepout Spacing".  Pretty much all of the time, I don't mind that there is a via in the Route Keepout, as long as there is no route connected to it.  For instance, if I have a keepout on a layer beneath traces for impedance control and the traces in question happen to via.  If I cared about vias in that area, I would add a Via Keepout too.  Is there a way to supress this DRC without waiving it for each design?  I don't want to use voids in the pours as those are prone to disappearing if one needs to delete a pour and recreate it for any reason. 

 

2.  I use Route Keepouts to keep pours from flooding areas in which I don't want copper and not necessarily always for true route keepout.  For instance, while routing Ethernet between the transformer and the RJ45 connector, I use a Route Keepout - All to remove all pours below these routes.  However, sometimes, it is necessary to route other traces from the RJ45 or through this keepout area.  For this application, I am really using the Route Keepout as a Pour Keepout and not the traditional "keep all routes out".  This creates many DRC errors for the routes that need to go through these areas.  Is there a way to supress these DRC errors withouth waiving them for each design, or perhaps, better yet, a better way to do this?  Again, I don't want to use voids in the pours as those are prone to disappearing if one needs to delete a pour and recreate it for any reason.  I wish they had something like a Pour Keepout.  That would be nice.

 

Thanks.

--Mark


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>