Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

How to move parts by grid values using arrow keys?

Is there a SKILL code which will enable me to move parts in Allegro, by grid values, using arrow keys? I want to select the part and then hit the shift-left arrow key to move the part one grid point...

View Article


Image may be NSFW.
Clik here to view.

Create an assembly drawing - revised to create fab notes 11-9-11

Hello everyone, I am attempting to learn how to create assembly drawings from within pcb editor. I have searched the forums here and looked through the cadence software documents; however, I cannot...

View Article


Image may be NSFW.
Clik here to view.

IBIS models

 Hi All,I am having a hard time simulating IBIS models version 2 and 3 using PSPICE. I was told that PSPICE 16.6 would support these versions. Anyone would confirm that so I may ask my school to...

View Article

Image may be NSFW.
Clik here to view.

Add connection to the point PC does not show the route

HiWhen I start add connection PC hangs does not show started connection even though it is there and if I do zoom in and zoom out then it shows it. What should be the reason ?I am using Allegro 16.3 -...

View Article

Image may be NSFW.
Clik here to view.

TI494 part and transformer modeling

My group and I are trying to build a transformized h-bridge dc-dc converter. I was hoping to model this on spice, but have had no luck so far. First I am trying to use an ideal transformer but do not...

View Article


Image may be NSFW.
Clik here to view.

Creating a microvia with Pad_Designer 16.5

Hi everyone,I have a .4mm pitch BGA that will be included on my next design, so I'd like to get set up to use microvias.  I thought I could edit the dimensions of an existing thru via to make it a...

View Article

Image may be NSFW.
Clik here to view.

anyone successfuly installed OrCAD Capture CIS 16.6 with CIP?

Our CIP schematic symbols are not showing up.  Just the ones in the supplied library.  Everything works fine in 16.3 but we are trying to get the upgrade done.

View Article

Image may be NSFW.
Clik here to view.

Reg: How to do slot dimension using NC route option

Dear All,Please let me know  how to do Board slot dimenstion using NC route option.Now normaly, we do like, mark the slot in fab layer with dimension.So please guide me to use NC route option. Thanks...

View Article


Image may be NSFW.
Clik here to view.

Uprev Old .tech file

 I am attempting to uprev an old .tech format file to import into SPB16.5 without success. Has anyone been able to import the Cadence supplied tech_sample.tech into a .brd file in SPB16.5?  

View Article


Image may be NSFW.
Clik here to view.

photoplot outline for complicated, imported board outline shape?

Hi everyone, I'm going through the process of generating manufacturing files.  Step 1 appears to be to add a photoplot outline.  To create the outline,  I relied on someone using a mechanical CAD tool...

View Article

Image may be NSFW.
Clik here to view.

Allegro dxf export. How to export height information?

I have seen a post stating that it's possible to export package height information with a dxf, but it doesn't appear to be working for me. I do have CDN_TYPE, SYMBOL_TYPE and REFDES but no other...

View Article

Image may be NSFW.
Clik here to view.

Positive/Negative plot mode

Hello,I have finished (I think) my first board and I'm ready to send files to a board house for a quote.  Could someone explain how I should select whether to use positive or negative plot mode?  It's...

View Article

Image may be NSFW.
Clik here to view.

gate drive for h-bridge in cadence cis

I am looking for a gate drive to drive four mosfets in an h-bridge configuration. I have looked in the libraries that are provided at by my school and do not see any. Is there a library for just gate...

View Article


Image may be NSFW.
Clik here to view.

how to simulate time varying capacitance in Orcad ?

 Hi I have a circuit which has piece-wise time varying period capacitance- how to simulate this type of circuit in OrCAD? Thank You

View Article

Image may be NSFW.
Clik here to view.

Route Keepout Questions

 1.  When I use Route Keepouts, I get DRC errors when there is a via within this Route Keepout.  The actual DRC is "Thru Via to Route Keepout Spacing".  Pretty much all of the time, I don't mind that...

View Article


Image may be NSFW.
Clik here to view.

changing the line end' shape

Hello every onehow can i change the shape of the line from pending curve to straight shape in order to dealing with smd chips in orcad layout 10.3from this shape --------) to this shape --------|Best...

View Article

Image may be NSFW.
Clik here to view.

How to add a free via in PCB Editor?

Hi all,Not been using PCB Editor too long and  I'm trying to add some free vias to a top and bottom area fill but can't work out how to add a via without any tracks going to it (what used to be a...

View Article


Image may be NSFW.
Clik here to view.

Turning Off Net Names 16.6

Does anyone know if you can turn off the net names displayed in 16.6 ?

View Article

Image may be NSFW.
Clik here to view.

gerber 6x00 error message

 Hi All, i have another question. Using gerber 6x00 settings in V15.7, I am trying to output gerber. But one of my inner layer (negative film) has error. Please see attached image. I think the thermal...

View Article

Image may be NSFW.
Clik here to view.

Embedded Component

Hi All,I am using Allegro 16.5 xl. license. I need to place few components on internal layers. how should i use the embedded componenet placement . Also, pls let me know how can it be done in PCB...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>