How to neglect Same Net Spacing DRC

Hi,

I need to place vias on my polygones. Although I have configured SMD pin to Thru via Same net spacing rule to 0 for my Power Net Class, I receive DRC error as OVERLAP?!. :-( Is there a way to bypass this error?!. 

Thanks in advance,

Hossein