Dear All,
I need to compare the netlist generated by an Orcad design, with the netlist generated from the PCB file.
The PCB design was done using CADSTAR design editor.
This is needed to check if there is any mismatch in the circuit design and the PCB.
Can someone please guide me ?