Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

"Thru Pin to Thru Via Spacing" Error?

$
0
0

Hi,

I read somewhere that using spacer holes like below is a wise way.

I am trying to put some via around the pad of my spacer footprint. However, I receive DRC errors (Thru Pin to Thru Via Spacing) when I place some via on my big pad

How can I create a symbol like above picture?

Thanks,

Hossein


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>