Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

Shape to Thu Via Spacing

$
0
0

 I observe the following error message:

DRC error "Shape to Thu Via Spacing" Layer 2
Constraint value 0.127mm Actual value: 0mm

Is this a problem with the via or the shape?  Suggestions how to fix in constraint manager?  Via editor? Shape generator?  


Viewing all articles
Browse latest Browse all 5525

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>