Can anyone tell me how to properly define a bussed differential pair so the static phase can be tuned for each individual segment?
The DDR CLK pair runs from FPGA thru five DDR components. After routing the CLK pair, constraint manager automatically defines some random set of pin pairs.
I cannot create pin pairs or delete any of these pairs.
