Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Convert Schematic from Altium to Cadence

Hi All,I want to convert Schematic files from Altium Designer Summer 2009 (.SchDoc) to :Cadence OrCAD Capture Schematic non-hierarchical EDIF v 9.2 or 10.x or 16.x (.EDF) (.DSN not supported)...

View Article


Image may be NSFW.
Clik here to view.

copy and paste parts between 2 separated boards

Hi Guys,I want to copy and paste some parts from reference design board to my design board, just for reference routing. Can I do this and How?Thanks for all support!

View Article


Image may be NSFW.
Clik here to view.

Copying

Yes you can. Use File-> Export-> Subdrawing from the reference design and File-> Import-> Subdrawing to the new design.  Use your find filter and follow the prompts in the command window.

View Article

Image may be NSFW.
Clik here to view.

Another broken forum issue

First -- who from Cadence even pays attention to this forum? It seems like no one.  The sorting issue is still not fixed.Now I see where if you reply to a message without being logged in first, it logs...

View Article

Image may be NSFW.
Clik here to view.

STEP file/ref desig

I recently took a PCB Editor STEP file I made and imported it into ProE....then made a 3D pdf out of it. Our customer loved it that they could rotate it...zoom and even take measurements off the pdf....

View Article


Image may be NSFW.
Clik here to view.

After adding a symbol to schematic, adding wires+netnames, how do I display...

I have a Concept Design Entry script (schematics) that I have pasted the beginning of below. I notice that when I open this schematic after running this script with nconcepthdl, that the net names are...

View Article

Image may be NSFW.
Clik here to view.

almost same schematic in Capture

Hi, I am drawing a schematic with OrCAD Capture, I have several pages are almost the same, e.g. page1-6, the only difference is the net name in page1 is "IC1_xxxx", in page2 will be "IC2_xxxx", etc.Is...

View Article

Image may be NSFW.
Clik here to view.

Logomaker command error occurs?

Hi..I had followed the instructions of  Dave's procedure. When i am try to load command error occurs, i will attach ILINT file,note me that  where i have to insert the command of the...

View Article


Image may be NSFW.
Clik here to view.

Umarked Components.

How should i ensure, my board have unmarked all components? will i get any report if i unmarked the components in allegro layout file??. because i need that report for DFT test wether all components...

View Article


Image may be NSFW.
Clik here to view.

Design Authoring: any plans to update schematic editor?

Are there any plans to update Design Authoring schematic editor to make it more in-line with modern user interface practices?E.g option to zoom to the mouse pointer with just a scroll wheel, don't keep...

View Article

Image may be NSFW.
Clik here to view.

Grid Spacing in Allegro Design Entry CIS not saving to INI file

I am trying to have the default Grid Spacing of 1/2 of pin to pin in Allegro Design Entry CIS.  If I go to Preferences and set it, it works fine for the current session, but in the next session, it...

View Article

Image may be NSFW.
Clik here to view.

Allegro 16.5: How to display filled pads.

I need to display filled pads using allegro viewer 16.5. This was simple in 15.7, pull-down menus dot me there quickly.  But 16.5 I have spent a great deal of time looking for this and have not found...

View Article

Image may be NSFW.
Clik here to view.

Open Gl Option In Allegro PCB Editor

What is the significance of this Open GL. What is the use and what happens if it is enabled

View Article


Image may be NSFW.
Clik here to view.

design reuse - ref des renumber - back annotate

Would like to leverage design reuse primarily for placement and top/bottom layer routing and duplicating one type of circuit (including .mdd) multiple times. I understand that gen_subdesign and...

View Article

Image may be NSFW.
Clik here to view.

3d views of holes?

I can create a 3D view of a part by using the "place_bound_top" info and setting a package height. If I just have a hole or a test pad, even if I add placement boundary, there is no right click for...

View Article


Image may be NSFW.
Clik here to view.

Silkscreen texts are get moved from certain distance of component?

Hi...For My board ,the silkscreen texts are get moved at the particular distance with component .When i try to move the text over the distance of component , a line with silkscreen refdes text  along...

View Article

Image may be NSFW.
Clik here to view.

Spacing Error

Hello,I have a problem with Orcad PCB. I'm not very expert and I don't know how to solve this problem.In a board I have a LCD display that will be mounted with metallic spacer so in the real board...

View Article


Image may be NSFW.
Clik here to view.

Convert Orcad Capture to Design Entry HDL

It is so disappointing that we dont have Cadence supported Translator with in our own Cadence tools, I would like to translate Orcad capture schematic to DEHDL flow, I used cap2cond.exe to do the same,...

View Article

Image may be NSFW.
Clik here to view.

Importante Question About Allegro PCB Editor

There was something, ANYTHING, in the new tecnology of PCBs that are not much WORST than the old Orcad Layout Plus? There are not a single step that are intuitive, there are bilions of things wich you...

View Article

Image may be NSFW.
Clik here to view.

Environment variable logic edit

Hi ,How can i enable Environment variable logic edit in pcb editor.I have used was performance L 16.6 SO28.Please refer the attached image.Thanks,Karthik.

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>