Regarding reference planes
Hi all,I have a doubt in giving the reference to the signals in High speed PCB. I am working on 16 layer board. My stack up is as below. I have a plan to route the high speed signals in L3. There is...
View ArticleIf I move my schematic libraries to a different server, how do I update the...
Accessories> Cdns TCL/TK Utilities> Replace Path in Design Cache>The documentation and discussion of this particular utility is nonexistent.I have definitely found out that you get closer to...
View ArticleCopper Spacing
Hi all,I have some doubts regarding the Design For Manufacturing(DFM)I wonder why we need to maintain more spacing for shapes in PCB.For Ex trace(copper) to other elements we will maintain 0.2 mm gap...
View ArticleDesign For Manufacturing
Hi all,I have some doubts regarding the Design For Manufacturing(DFM)I wonder why we need to maintain more spacing for shapes in PCB.For Ex trace(copper) to other elements we will maintain 0.2 mm gap...
View ArticleCan I assign net to a transferred Cline segment from another design
Hi,I have used replicate utility and copied some modules from my previous design in Allegro PCB. Now, the problem is that some Cline segments have lost their net properties and I have to assign net to...
View ArticleWhere can I give the Library path for via in an Allegro design
Hi,When I want to specify via for various Physical CSet in my new design I don't see my own via in the via list. However, I have specified directories for psmpath and padpath. I am wondering if there...
View ArticleCan Pspice window turn off the Grids?
Hi there!I turn off the X-Grid and Y-Grid in Axis Settings of PSpice A/D. but there are still Grid-lines with large distance, which is not convenient for watching plots sometime.Is there methode to...
View ArticleHow to find out which license server is being used
I normally have access to two license seats on two separate license servers on our network (separate machines). These two servers are listed in my CDS_LIC_FILE variable. One of these licenses is not...
View ArticlePSpice two traces displayed in two plots?
Hi there!As we know, when we place two Markers(Probes) in SCH, and run F11, the PSpice A/D window will automatically display the two traces in ONEplot. If I want to watch those two traces in two...
View ArticleMeaning of Parameters of Power source symbol in PSpice?
Hi there,I choose a VAC symbol from PSpice's SOURCE.olb to make a AC sweep simulation. what's the DC mean here? Thanks!Is there any file that describe the exact meaning of every power source symbols'...
View ArticleHow to get a Sawtooth Wave in Pspice?
HiI use VPULSE to generate Sawtooth Wave in Pspice. but the output's peak voltage is not 5V as I set. Why? Thanks.
View ArticleIntertool communications option not working in the latest patch 16.6-64. Is...
Intertool communications not working
View ArticleCapture: Update part from spreadsheet?
I work for an IC manufacturer. For a new IC, I created a schematic symbol using Design->New Part from Spreadsheet. After cleaning up the symbol, I used it in a preliminary schematic. Now, the IC...
View ArticleCapture shortcuts using SendKeys not working.
Hi, I can use macros in Capture schematics but when I try to use the SendKeys command to create a keyboard shortcut I am getting no response from the system and no error messages. I have checked two...
View ArticleCheap Kitchen Units Online UK
Thirty Ex Display Kitchens To Clear. www.exdisplaykitchens1.co.uk £ 595 Each with appliances.Tel 01616-694786
View ArticleHow to Add Silver plating for component soldering on PCB
HI guys ,I just had my first prototype PCB manufactured , Single side board .Everything seems fine however there was no silver plating at the bottom of the board to solder components .Can anyone tell...
View ArticleUnable to place database part using query
Hello,I managed to setup a database in OrCAD Capture CIS and I can place components using place database components and components selected in the explore tab.But when I try to use the query tab, I get...
View ArticleHow to avoid nets being renamed during eco
I am importing logic into an existing design. "Allow etch removal during ECO" is unchecked. Some of the footprint geometries changed resulting in pins disconnecting from nets during the import. When...
View ArticleAllegro 16.3 crashes whenever find filter selected
I opened 16.3 PCB Design today.Whenever I pick the find filter, the program immediately crashes and creates a .SAV file.I have uninstalled, reinstalled, and installed the hotfix. I am running version...
View ArticleDynamic shape too small and will not update/fill
Hi,When I create a dynamic etch shape and it is under a certain size/area the dynamic fill does not show up just the shape outline and PCB Editor reports the shape as "out of date". Here is an example...
View Article