Clik here to view.
Skill files location
Hi,For running skill files, is there any way to run skill files from one location.currently I have to copy skill file in my working dir and then I load it and then I am able to run it.actually I want...
View ArticleClik here to view.
Routing differential pair with same length
I am trying to route a differential pair, but I am having trouble making each trace the same length. Is there an easy way to do this in allegro?
View ArticleClik here to view.
Design Entry HDL grid errors
I have been trying to build a schematic and the grids are not loading properly. Under Tool, Options, Grids, I have set my grid to Decimal, Show Logic Grid - On, Size 0.025, Multiple 1.But the console...
View ArticleClik here to view.
Need someone to convert PADS to Allegro successfully
I have a design to modify, unfortunately the original is in PADS 9.3. I have Allegro 16.0 and having lots of problems trying to get it to load.Anyone out there done this before and got it to work? I...
View ArticleClik here to view.
anyone successfuly installed OrCAD Capture CIS 16.6 with CIP?
Our CIP schematic symbols are not showing up. Just the ones in the supplied library. Everything works fine in 16.3 but we are trying to get the upgrade done.
View ArticleClik here to view.
Converting the Layout Libray 9.2 to Allegro PCb Editor 16.3??
Hi.I am using the OrCAD 16.3. Me had worked fully with layout 9.2. But in my organization they told that use the Allegro PCB editor except of layout 9.2. My Problem is i want to convert my library...
View ArticleClik here to view.
Re-using design constraints with different stackups.
Hello, Is there a way to re-use design constraints if the stack-ups are different? I just finished a 12 layer board and am now working on an 8 layer board which requires the same constraints?...
View ArticleClik here to view.
Stacked Via Constraint Control (Performance L Option)
Hello, I am currently working on a design that shall utilize stacked micro vias from 1 to 4 with a buried mechanical from 4 to 5 followed by stacked micro vias from 5 to 8. We cannot stack on...
View ArticleClik here to view.
Creating a WEEE wheelie bin logo with logomaker
Hi,I'm trying to make a WEEE logo with logomaker, it is importing ok, but I'm just getting the outline of parts that should be solid, for example the black bar at the bottom and the cross.Is there a...
View ArticleClik here to view.
Defining grid Problem?
Hi..I had kept the grid size of Non etch as 0.127mm and Etch also 0.127mm. But when i give OK command means the etch gird values are get vanished from it. I don't know why??Can anyone provide me the...
View ArticleClik here to view.
Issue updating symbols in PCB Editor
I have an issue (version 16.5) where I had to upgrade a component and add a pin to it. But the schematic netlisting function appears to ignore this, when I try to quick place the component I get:...
View ArticleClik here to view.
Without opening Capture CIS, listing of symbol names in library?
Is there a utility or secret trick that accomplishes this?Looking for a way to script the discovery of CIS parts that use invalid symbol names.Happy to periodically dump the listing to a file and work...
View ArticleClik here to view.
Silk Screen Visibility OrCAD PCB Designer 16.6
I've opened up an existing brd file that I generated using OrCAD PCB Designer Professional v16.5. It appears that all of my parameters remained intact, however, the colors, transparency and brightness...
View ArticleClik here to view.
need help
running old version orcad 7 need to know in detail how to start a new outline please reply to explodedford@yahuu.comthank you
View ArticleClik here to view.
SPCOCN 1158
Hi , im using Allegro Design Entry HDL 16.5 , while Im trying to save the design Im getting an Error SPOCN 1158 "failing to open intermediate file " page1.csb Does anyone know how to solve this...
View ArticleClik here to view.
PCB DESIGN IN ALLEGRO
What 's the different between allegro pcb design GXL and allegro pcb XL,When start the software?
View ArticleClik here to view.
Net names and illegal characters
In our previous designs I would append a \\ to the end of a net alias to signify that it is active low. Example; OUTPUT ENABLE\\Now I find that the "\\" is considered an illegal character so I have two...
View ArticleClik here to view.
OrCAD PCB Designer 16.6 Dynamic Fill Question
I've included a copper ground plane on a board I'm working on. I'd like to "hide" the copper plane while I'm routing. I thought I could do this by selecting the shape and selecting "defer performing...
View ArticleClik here to view.
Library Construction in Allegro and Design Entry HDL
I have used OrCad Capture CIS and Layout before and the library system was fairly easy to follow. But I now need to use Allegro and Design Entry HDL for part creationCan anyone tell me how the library...
View ArticleClik here to view.
Design Entry HDL grid errors
I have been trying to build a schematic and the grids are not loading properly. Under Tool, Options, Grids, I have set my grid to Decimal, Show Logic Grid - On, Size 0.025, Multiple 1.But the console...
View Article