Clik here to view.
Changing width while manual routing
When I go to change trace width while routing, I go to the drop down box under options for "Line Width" and there are 14 entries with 21474836.00. This number also appears in the "Miter" drop down...
View ArticleClik here to view.
Orcad schematic pst files empty
Customer-supplied Orcad Capture V16.3 Heirarchical schematic.V16.3 and V16.5 schematic DRC's look good. No illegal characters that I can see, found/fixed one duplicate refdes. pst output files contain...
View ArticleClik here to view.
Using Team Center by Siemens with Allegro
Our parent corporation is requiring us to migrate to the Team Center product for comprehensive data and documentation control. The division I am in is the only one that generates PCBs. Can anyone tell...
View ArticleClik here to view.
Defining grid Problem?
Hi..I had kept the grid size of Non etch as 0.127mm and Etch also 0.127mm. But when i give OK command means the etch gird values are get vanished from it. I don't know why??Can anyone provide me the...
View ArticleClik here to view.
Loading skill files
hi....Is there a way to load skill files without using skill loader?Thanks!
View ArticleClik here to view.
Translating PCBs from Altium to Allegro?
Hi all, what is the preferred way to get a PCB layout from Altium to Allegro?I thought the path would be to export to PCAD in ASCII format from Altium and then import to Allegro using the built-in PCAD...
View ArticleClik here to view.
Capture CIS_Show Footprint
Can someone explain how I can set the correct paths for my symbol library so that I can view footprints inside capture. I have set the psmpath to the folder where my .psm and .dra files are located in...
View ArticleClik here to view.
Adding a free via matrix array in PCB Editor
Good morning all, In Orcad Layout you could add a free via matrix array when you needed to heatsink a component pad/copper area from the top layer to the bottom layer. Can this be done in PCB...
View ArticleClik here to view.
Orcad schematic design reuse
I am invoved in a design that has multiple derivatives.So the same CPU ports are connected to the same DDR, same CPU ports connected to data flash etc.Same power IC etc, etc.Whenever there is a small...
View ArticleClik here to view.
Without opening Capture CIS, listing of symbol names in library?
Is there a utility or secret trick that accomplishes this?Looking for a way to script the discovery of CIS parts that use invalid symbol names.Happy to periodically dump the listing to a file and work...
View ArticleClik here to view.
Problems with custom pad shape...
Hi Group! I'm using Orcad PCB (Tiny-Allegro ;-) version 16.2 s28.I've drawn some custom shapes for pads/soldermask (Halfcircle2mm.ssm and Halfcircel2mm-sm).When I load them in Padstack Designer (as...
View ArticleClik here to view.
Plane creation in Orcad Layout V16.5
I have a very odd shaped PCB outline and wish to make planes for it. Somewhere in my background I remember the ability to create a shape the same shape of the outline using the menus and being able to...
View ArticleClik here to view.
Constraint set up for delta and tolerance
Hi all, What is the difference of setting up a delta of 0 , tolerance of 50.... (so 0:50)withno delta, tolerance of 100...... (so :100)since in my case, a target appears if a delta is used.follow up...
View ArticleClik here to view.
Signal Integrity & PCB Design
Dear forum's members, I want to ask, for a good books or tutorials about the signal integrity applied to Orcad suite. If exists a good manual including examples for...
View ArticleClik here to view.
Again can not "Drill Legend"
Again can not "Drill Legend"message --> E- *Error* renameFile: file exists
View ArticleClik here to view.
How to delete the DRC error Markers?
Hi.How to remove the existing DRC error markers in projects. when i place the components roughly and unplace the components from the board, then still the DRC error markers are been in the same...
View ArticleClik here to view.
Jumpers - and how to short them
A lot of times, especially for prototype circuits, I'll have to include a jumper in a trace. This jumper would have two through hole pads separated by 0.1" and tied together with a copper trace that...
View ArticleClik here to view.
extracta and .pad files
Hello,Is it possible to use extracta to extract some data directly from .pad files, such as shapes or thermal relief names ?I am using Allegro 16.5
View ArticleClik here to view.
lObject not recognized in TCL script
When I run the program (below) I get the following error message:Capture> source [file normalize {c:/Cadence/SPB_16.3/tools/capture/tclscripts/BEIUtils/BEIListProps.tcl}]Capture>...
View ArticleClik here to view.
Designing complex footprints
Hi Guys!I'm stuck with a problem now for a couple of days. Basically I need to design the following footprint: The red lines should be on TOP layer, the blue ones on the INNER layer....
View Article