Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

problem generating a BOM in a hierarchical design

Hello, i have a design thats got some hierarchical blocks.  the schemaric is complete and i now need to generate a BOM.  i select "use occurances" and off it goes.  For whatever reason, each component...

View Article


Image may be NSFW.
Clik here to view.

How could I change the plane type dots to filled color in allegro?

Hi all!After I change the version of OrCAD 16.3 to 16.5, it is different the type of plane.When I used the ver.16.3, it has filled color of plane. So I could see which is what trace.But Ver16.5 has a...

View Article


Image may be NSFW.
Clik here to view.

Setting a toggle key to switch "Max 45 len" from 5 mils to 9999 mils and...

 Hi everyone,Hopefully that i post my question in correct forum :).I am using a script to change 45 degree's maximum length from 5 mils to 9999 mils, i have also another script to change back from 9999...

View Article

Image may be NSFW.
Clik here to view.

Can I view copper planes on outline mode?

Is there a way to view the copper planes on outline mode.

View Article

Image may be NSFW.
Clik here to view.

How to Create Custom holes in PCB Board design

Hi, I have been developing a simple PCB board which contains a PIR sensor, an LDR and some other discrete components along with MSP430G2231. I have done outlines for my board according to its...

View Article


Image may be NSFW.
Clik here to view.

netrev.lst

Is there anyway to get the netrev.lst file to NOT be a continuous run-on sentence? It is very difficult to sort through it to locate errors when several occur during the netlist generation. I am using...

View Article

Image may be NSFW.
Clik here to view.

LogoMaker - improved, and now multi-platform.

Please, please, please follow the instructions fully when installing. They are at the top of the Skill file and also here:Download and install the precompiled potrace release suitable for your...

View Article

Image may be NSFW.
Clik here to view.

How to delete the DRC error Markers?

Hi.How to remove the existing  DRC error markers in projects. when i place the components roughly and unplace the components from the board, then still the DRC error markers are been in the same...

View Article


Image may be NSFW.
Clik here to view.

Low assertion on pin text - Part Developer 16.5

 I am trying to get my schematic symbol to display with the low assertion bar over the pin text.  The pin attribute is PIN_TEXT and I have named it OE*.  In Part Developer under Tools>Setup the Low...

View Article


Image may be NSFW.
Clik here to view.

installation problem with installscape.

when i installed cadence on my centOS, there was a problem coming up. the message shows as blow:  "Initializing InstallScape using JVM at /opt/cadence/instal/iscape/runtime/LNX86/bin/java. This might...

View Article

Image may be NSFW.
Clik here to view.

extracta and .pad files

Hello,Is it possible to use extracta to extract some data directly from .pad files, such as shapes or thermal relief names ?I am using Allegro 16.5

View Article

Image may be NSFW.
Clik here to view.

Importing Image/Logo To Existing Design OrCAD PCB Designer 16.5

I've seen this question asked a few times before, but I still need some help.  Basically, I want to put my company's logo on my PCBs.  Sometimes, I want the logo to be on one of the silkscreen layers,...

View Article

Image may be NSFW.
Clik here to view.

Design Entry HDL Training

 Hi there!Is there any training offering for Design Entry HDL here in Philippines?Please let me know. Thanks.

View Article


Image may be NSFW.
Clik here to view.

Drill Hole in a SMD Pad

Hi guys, kind of a general question this time. I have a farily dense board with lots of decoupling caps "0603" footprint. I was wondering has anyone used drill in a pad to get to the internal power...

View Article

Image may be NSFW.
Clik here to view.

Question about "Enable Antipads as Route Keepouts (ARK)"

Hello, I have defined an Anti Pad for the differential pairs of a high speed connector within the padstack for those pins.  I have checked the box beside "Enable Antipads as Route Keepouts (ARK)" on...

View Article


Image may be NSFW.
Clik here to view.

Multiple SRAMs 1 data bus

I am creating a pcb with multiple srams connected to an FPGA on 1 data bus. I intend to clock the srams and the fpga at 150 MHz. I am concerned about what issues will arise when connecting mutliple...

View Article

Image may be NSFW.
Clik here to view.

Diff between 2 schematic revisions

Does orcad have a feature to show the differences between 2 schematic revisions?

View Article


Image may be NSFW.
Clik here to view.

Nee some help with creating new libray.

I tried creating library and saving it. But had the error like this...how can i solve this.....?  https://www.dropbox.com/s/suuq3duzqtl2g35/Untitled.png

View Article

Image may be NSFW.
Clik here to view.

Problem while creating netlist.

Hi, I had the following error while trying to create the netlist. Could anyone please tell me where am i going wrong and what is the soulution.http://www.tiikoni.com/tis/view/?id=517e8b8

View Article

Image may be NSFW.
Clik here to view.

Push occurrences into instance

 I am a novice orcad user (currently using 16.5-S026) and am trying to understand the differences between Occurrence and Instance.  The schematic I'm working on is a big one but is entirely flat.  The...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>