Clik here to view.
Issue with capture responding to mouse (17.2 S042)
I have this odd problem that capture gets into on my design. It will be working fine and then all of a sudden I can't click on a component or wire with my mouse. I can select it by holding down the...
View ArticleClik here to view.
[Capture PSpice] Simulate part of schematic
HelloI'm designing a power supply, and I'm intending to simulate the EMI filters for the input. Is there any way I can isolate this circuit, add PSpice stimulus and simulate it? Is there any part...
View ArticleClik here to view.
selecting shapes
helloi have dynamic and static shapes in one layer.is there any way to select static shapes only by area over dynamic shapes?also is there any way to list up all the static shapes?the shape report...
View ArticleClik here to view.
IBIS to PSpice translator producing many models
I have an IBIS model for a part. With the IBIS to PSpice translator tool, it produces many spice models from this one IBIS file. For example, it produces the lvds outputs as one model, the IO buffers...
View ArticleClik here to view.
Allowing Swapping Pins on the FPGA in Capture 17.2 Hotfix 57
HelloI want to allow for swapping pins on a FPGA and for that I went through several posts on the forum and tried to follow them.I'm following...
View ArticleClik here to view.
link database part - update symbol will change part property display location!!
Hi there,I cannot figure out why "link database part - update symbol" action will change my part property display location. As you can see in the below picture, although the "source package" is the...
View ArticleClik here to view.
Any way to open .BD1 files?
Does anyone have a good way of importing .BD1 files into modern PCB software? A contractor created boards with an ancient copy of DOS based OrCAD and I am having no luck importing them. Tried and...
View ArticleClik here to view.
Regarding making of Layout from schematic in Allegro PCB Designer linux...
Hello ,I have made a schematic in allegro design entry HDL , but i neither able to find the "Generate Netlist in the output" in Allegro PCB design nor i was able to find "import netlist" option from...
View ArticleClik here to view.
Silkscreen view in ALL is different with SILK_TOP View after editing
Hi All,I am new in this area and have just started to follow the tutorial for the pcbdesign172r2. I am following everything until i noticed that when i have my have completed editing the silkscreens...
View ArticleClik here to view.
Matching XNET1 + XNET2 LENGTH TO XNET1 + XNET3 LENGTH TO OTHER NETS.
I have a resistor that is created as XNET1 that goes to an IC. The outputs of the IC goes to 2 resistors that are XNET2 and XNET3.I need to match XNET1 + XNET2 to the length of other nets. Also I need...
View ArticleClik here to view.
Increasing Size of Axis Labels in PSpice AD (v. 17.2)
Is there anyway to increase the size of the axis labels (both numbers and axis titles) in a PSpice plot?The accompanying figure shows a plot where I would like to increase the time labels on the x-axis...
View ArticleClik here to view.
Extend Rigid-Flex!!!
Is there any easy way to extend the flexes in a rigid-flex board without rerouting the board and remake the outlines?I know You can make groups of components/routing and move relative to current...
View ArticleClik here to view.
Orcad capture 16.5 - warning, part name during netlist generation.
Hi, am using orcad capture 16.5. While generating the netlist, I came across the warning which shows like belowWARNING(ORCAP-36006): Part Name "CAPACITOR POL_CAPAE660X800M_47UF" is renamed to...
View ArticleClik here to view.
How to identify the obsoleted parts in Part Manager
Hi All, Iam using OrCAD CIS capture(17.2) for my design.There are plenty of components in my Database.Here my question is how to identify the obsolete parts in my schematic through Part Manager.What...
View ArticleClik here to view.
Height restrictions in PCB areas
I am working a design were depending on the location on the PCB there are different height restrictions. I am wondering if there is a way to set up an area that will through a DRC if I violate the...
View ArticleClik here to view.
How to create a report for PACKAGE_HEIGHT_MAX
I'm trying to create a custom report that will generate max component heights, ref designators and whether they are mirrored or not. It will report the designators and mirror status, but not the...
View ArticleClik here to view.
Planar Spiral Inductor Design Process
Hello,i would like to design a planar spiral inductor on a PCB similar to the design on https://coil32.net/online-calculators/pcb-inductor-calculator.html. What is the recommended workflow for...
View ArticleClik here to view.
net assignment question
hellohow can i assign a net as a ground or power?based on the artical below, i should identify the power and ground nets in order to maximize the performance but i do not know...
View ArticleClik here to view.
Part Number : Null
HiI have a problem regarding the Part Number. When i login through CIP, I can find that connector and can place it on schematics. But when i use place database part option using CIS explorer, it cannot...
View ArticleClik here to view.
Orcad capture 16.5 PCB Foot print
Hi, I am using orcad capture 16.5. After the generation of netlist, I am getting the following. It is neither warning nor the error. What is it? Please help. "PCB Footprint" -hpath...
View Article