Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

PCB panelization in orcad pcb designer standard 17.4

how to create PCB panelization in orcad pcb designer standard 17.4

View Article


Image may be NSFW.
Clik here to view.

Allegro 17.4 Analysis Workflow

Question about Allegro 17.4 Analysis Workflow. Before a certain hotfix (it seems to be up to 11 or 14), the diff. pair impedance analysis worked without problems, now when starting the analysis, it is...

View Article


Image may be NSFW.
Clik here to view.

Orcad DRC not flagging duplicate pin numbers

There is a duplicate pin number in two sections of a schematic symbol, but the DRC does not flag it. I have checked all boxes in electrical and physical design checks.Exporting the netlist shows the...

View Article

Image may be NSFW.
Clik here to view.

17.4 HF019 - GPU Support - Skeletal View gone !

Having downloaded and installed the latest HF for 17.40 I was greeted with a splash screen that my Nvidea Quadro (K2000) board was detected and asked if the GPU support should be switched on. Accepting...

View Article

Image may be NSFW.
Clik here to view.

where can I find rapid adaption Kit of Allegro PCB for Pin Delay Z axis

Hi AllI watched about Pin Delay Z axis via Youtube (link below)https://www.youtube.com/watch?v=2EpCY8t3hIgI want to try to foloow that step with kits.where can I find RAK about it?regard

View Article


Image may be NSFW.
Clik here to view.

DE-HDL: How to manage reused hier block with different values?

I am using one block in a DE-HDL design 16 times. 8 instances should be the same. The other 8 should be the same, but different than the first 8. The difference is only two components between the first...

View Article

Image may be NSFW.
Clik here to view.

Enable intertool communication from Capture to PCB Designer, but disable it...

In 17.4, is there a way to enable intertool communication from Capture to PCB Designer, but disable it from PCB Designer to Capture? I.e. when I click a component in Capture, that component is selected...

View Article

Image may be NSFW.
Clik here to view.

Problem deleting layers in stackup

Hi,Got a 8 layer stackup PCB design in Allegro 17.2 and want to remove a few layers as they are no longer necsaary and this would reduce the cost of the PCB too.  However, when I try to remove a layer...

View Article


Image may be NSFW.
Clik here to view.

assign net name to mechanical hole

Hello. For soldering wires to the pcb i'm required to make holes in the pcb. I tried both: placing mechanical symbol and placing via, but i can't assign net name to them. If i right click on them i...

View Article


Image may be NSFW.
Clik here to view.

Opening HDL schematic

Is it possible to open a HDL schematic without a link to the libraries? I have tried to open the design using the .cpm file. I have no experience with HDL, I'm a Capture user. Thanks

View Article

Image may be NSFW.
Clik here to view.

RE: OrCAD Allegro 17.4 - How to adjust the position/location of header and...

HiI am exporting allegro artwork PDF in ANSI C size, The Board size small like 1.5" X 3 ".Is there any settings, so I can get the header and footer text next to board outline on top, bottom or either...

View Article

Image may be NSFW.
Clik here to view.

Logo Design & Development From Logo Cravings

Logo Cravings encourages customers to submit their ideas and thoughts concerning the creation of corporate logos. Our logo designer team examines the idea in conjunction with their own concept and...

View Article

Image may be NSFW.
Clik here to view.

ERROR(ORCAP-36041) Duplicate Pin Name

Hi Allas I know, DRC allow the same pin name of the IC symbol if it is Power typebut I don't know why that error ocurred... all of GND pin has Power type propertiesthe error message belowregard.

View Article


Image may be NSFW.
Clik here to view.

Cannot dynamic fill on inner layers for a 4 Layer board

Hi all,I am currently working on a 4 Layer PCB design and my inner layers cannot seem to do the dynamic pour. They just create one solid plane without and keepouts for pins or vias. Both my outer...

View Article

Image may be NSFW.
Clik here to view.

Schematic design compare issue/ Bug

When a schematic design compare is performed, both design1 and design2 have R2 but why is it shown as difference. I doubt it could be due to some property value changes. But why is it not reported in...

View Article


Image may be NSFW.
Clik here to view.

Allegro Download Manager 17.40.020 (WIN10): only black screen

Hi ,whenever I run the download manager it will give only a black screen and then nothing happens anymore (Win10 64 b.) See picture below.Maybe somebody has some suggestions to solve this ?thanks in...

View Article

Image may be NSFW.
Clik here to view.

Uninstall

How do I uninstall the free viewer? I corrupted it trying to make a shortcut and now no response and I cannot reinstall!

View Article


Image may be NSFW.
Clik here to view.

Test Point

Hi, I would like to insert test points on the bottom side of my pcb. But when I go to generate the gerber of the soldermask bottom I have to add the layer: "Via Class / soldermask bottom" to make sure...

View Article

Image may be NSFW.
Clik here to view.

Infinite Cursor Issue (broken text follow my mouse)

Hi AllI had a problem which is abnormal infinite cursorthere seems like broken texts follow my cursor when i hover over the mouse on screenso I close up the broken text and took the pic with my phone....

View Article

Image may be NSFW.
Clik here to view.

PCB panelisation in orcad pcb designer professional 17.2

 Is it possible to do PCB panelisation in orcad pcb designer professional 17.2 ? if yes,let me know how to create ?.

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>