Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Why wider trace width for internal layer

Hi, why required the internal layer trace width is wider than the external layer?Thanks and regards,Raam.

View Article


Image may be NSFW.
Clik here to view.

Re: How to assign VIA to a net name?

Guess I get to be the one to resurrect this question Apparently you have to be in General Edit mode to select a via without automatically starting a Cline from it, so I am in General Edit Mode  I...

View Article


Image may be NSFW.
Clik here to view.

Netlist creation problem ERROR(ORCAP-36071

Hi all,New here and fairly new to OrCAD, currently studying on an Embedded Systems degree and we have been supplied Orcad 16.5 under a student license.I am reasonably comfortable with building a...

View Article

Image may be NSFW.
Clik here to view.

BOM_IGNORE IN CAPTURE CIS-163

 hi,Is their an option where in i can generate a BOM while ignoring a component in the Schematic using Capture_CIS-163 something like wht it is in HDL 

View Article

Image may be NSFW.
Clik here to view.

Access database interface

Anyone using Microsoft Access for their CIS database? That's what we are using but we would like a interface to limit the "hands on" access to the Access database. We are currently using an Excel based...

View Article


Image may be NSFW.
Clik here to view.

Via capacitance

Hi,I am currently using Allegro 16.5. Pls let me know if there is any option to find out Via Capacitance .  ThanksBala R 

View Article

Image may be NSFW.
Clik here to view.

Test Post

Test Post

View Article

Image may be NSFW.
Clik here to view.

Pls give me a suggestion to solve the "error(spmhod-29)"

Hi, i'm new to pcb design tool , i received some .brd and .dra and .psm file from my friend for my practice, he did this on Allegro sp 16.6 but i'm using Allegro sp 16.5 lite. when i open those file i...

View Article


Image may be NSFW.
Clik here to view.

Infinite Cursor

Hello all - I use PCB Editor on 3 different machines at various times of the week.  I have my user preference for the display of my cursor set to "infinite".  On two of the three machines I experience...

View Article


Image may be NSFW.
Clik here to view.

Sliding vias across dynamic fill copper shape boundaries - PCBDesigner 16.6

 HiI'm using PCB Editor 16.6 and routing a 6 layer board with several inner power and ground planes defined as dynamic fill copper shapes with the relevant nets attached.I'm trying to slide clines...

View Article

Image may be NSFW.
Clik here to view.

Generating 3D image of board

 Hi all, When I'm generating 3D image of board for enclosure purpose the image appears like as in attached image. But it's not an exact image we can see after assembly of all parts, i mean an image...

View Article

Image may be NSFW.
Clik here to view.

Footprint Viewer not visible in 16.6

I just upgraded to SPB16.6  My footprint viewer is no longer working in CIS.  Any ideas?  Thanks in advance.

View Article

Image may be NSFW.
Clik here to view.

Allegro Free Physical Viewer 16.6 Will Not Run

I am bringing this to the community because I have not been able to get this resolved through Cadence support so here goes...Back in early February, several product engineers running Windows 7 on Dell...

View Article


Image may be NSFW.
Clik here to view.

net list error

hi frnds,I hve a pblm while creating netlist...it shows so many errors...in session log,how to identify error?? in which place the error occur???plz reply me!!!thankz n advance....... 

View Article

Image may be NSFW.
Clik here to view.

Netlist creation problem ERROR(ORCAP-36071

Hi all,New here and fairly new to OrCAD, currently studying on an Embedded Systems degree and we have been supplied Orcad 16.5 under a student license.I am reasonably comfortable with building a...

View Article


Image may be NSFW.
Clik here to view.

BOM_IGNORE IN CAPTURE CIS-163

 hi,Is their an option where in i can generate a BOM while ignoring a component in the Schematic using Capture_CIS-163 something like wht it is in HDL 

View Article

Image may be NSFW.
Clik here to view.

How do I create a stack of vias

We sometimes need to define a thruhole via as a stack up of blind microvias and buried vias. This is becasue on th eTop and Bottom layers I need a smaller pad, that cannot be acieved with thruhole via,...

View Article


Image may be NSFW.
Clik here to view.

Allegro 16.5 Dimension Environment Value Edit

Within the Dimensioning tool, how do you get a negative dimension to display on a value without having to use the external text function?  I get the error ‘Dimension is only allowed to have a positive...

View Article

Image may be NSFW.
Clik here to view.

Allegro Constraints-relative propagation delay

Can someone explain in general what the definition of delta/tolerance is when adjusting for matched lengths in the constraint manager in Allegro? Thank you!

View Article

Image may be NSFW.
Clik here to view.

OrCad Lite 16.6 Discrete Parts Library on Windows 8

I'm a student and I really need to use the discrete parts library in OrCAD to simulate some of the work we are doing in class but my discrete parts library seems to be non-functional. PSpice does not...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>