Clik here to view.
Breaking Static shape into fragments
In my current design, I need to break static shape from center. While using shape void command, I am geeting error " Can't break shape into fragments." Is there any other way around to do the same...
View ArticleClik here to view.
[Question] In specctra router, the screen can't be zoom in or out by dragging...
It looks the specctra doesn't run, but the edit--> zoom in can works. Why?Have any guy encounterred this problem?
View ArticleClik here to view.
Error Creating a Printed Circuit Board Using OrCad Capture and PCB Editor
Hello,Its been a long time since I've worked designing PCB's. I'm using Orcad Capture for elaborating the schematics and then, and this part is where I'm having a problem, trying to creat the PCB...
View ArticleClik here to view.
is it possible to assign the no of via for perticular net ??
hi,i want to assign 10 via for every net is it possible to assign it ??how to assign it ??
View ArticleClik here to view.
PSPICE - Text string problem
Hi all,What I need to is define a text parameter, and compare it with another string.below is my spice code: .SUBCKT XXX 1 2 + TEXT: Material_Name = "AL"R 1 2 {IF(Material_Name=="AL", 100, 200)}but the...
View ArticleClik here to view.
omit / ignore parts in a BOM(BOM_IGNORE?), also label as "do not stuff"...
I've looked at several forms/user guides/help documents and I'm unable to find the answers I'm looking for. I'm using orcad capture 16.2. I do *not* have CIS :'( 1. Is there a straightforward way to...
View ArticleClik here to view.
Power Pin Gray connection box
This is likely a stretch, but is there a way to force the power pins to display the gray connection box when they aren't connected? This would especially be useful with visible zero length power...
View ArticleClik here to view.
How do I add a drill to PCB
Hi !Firstable i'm sorry, i'm a french student so that's why my english is not perfect... I'm working on a PCB design and I'm trying to add drills to my Vias and Pins. I configured them in the Padstack...
View ArticleClik here to view.
Allegro PCB Designer: 1 Unrouted net with 0 unconnected pins?
Hi, I have a problem with a small design I'm working on. Under Display->Status I have 1 unrouted net with two unrouted connections, but when I check the unconnected pins report it shows 0 (see...
View ArticleClik here to view.
Creating XNET's
How do I create XNET's in constraint manager for two nets with a resistor in the middle? Is it tied to the signal model for the resistor?Thanks
View ArticleClik here to view.
techfile in command
Hi all,the "techfile in" command to display the "tech file in" dialog box.I execute following script and this stopped by the "fillin" command.Whyisthefillin '/ /Cadence/projects/4_Layer_tech.tcf"not...
View ArticleClik here to view.
What is signal intergrity Analaysis? And where it is used?
Hi,I heard that the analysis of Signal Integrity analysis. What does it mean, and at the PCB design where it is specifically it used.any tool we have to use it.
View ArticleClik here to view.
Cant See Power nets
I am using allegro pcb design L (legacy). After successfully creating a netlist in capture and importing it in allegro, I cant seem to see the ratsnests for my GND and VCC power nets. I can...
View ArticleClik here to view.
Basic questions about Allegro PCB Editor
Hi all, I am beginer of Allegro PCB editor, and have spent around one week's full time on it. Here are some question which have confused me. I would appreciate if you can help. The questions are based...
View ArticleClik here to view.
Creating .PDF using Tcl/Tk Utilities in Capture 16.3
All,Here's somthing a little different. I'd like to export a .pdf using the application found in Accesories--->Cadence Tcl/Tk utilites. This gizmo (when working) produces a searchable pdf which...
View ArticleClik here to view.
problem in capture cis ICA
hi; when i found a part in capture cis by using internet component assistanf, i got a messagebox said "Cannot place part outside of Capture CIS" ,my computer is win7 64bit,is anyone else got this...
View ArticleClik here to view.
I had doubt on Micro strip Interconnect ?
Hi,I had started to learn the Sig Explorer on cadence. I had an idea on the losses and other terminology used in the signal analysis. I had simulated an basic RLC network with the IO pulse as Input and...
View ArticleClik here to view.
cadence orcad 16.3 error
hi,Can´t select A/D analog or mixed, in file -> new ->project.Can´t run the circuit. can´t measure corrent and voltage.
View ArticleClik here to view.
PSPICEONLY field
Hello, We use Orcad Capture for a while and we had in our components a field named 'PSPICEONLY' : when set to true, our component doesn't appear in the netlist, but stay in the BOM. We also used...
View ArticleClik here to view.
How to connect vias to specific layers
I have a design which has 7 layers. The top layer has only short stubs. There are two layers for traces but they are sensitive signals and there is a solid ground plane above and below these two...
View Article