Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Allegro Constraints Manager values

 I want to set the minimum and maximum widthconductors (Line Width: Min / Max), the minimum width andthe maximum length of the places of attachment to the conclusions / transitionalholes (Neck:...

View Article


Image may be NSFW.
Clik here to view.

DboTclHelper_sCloseCFile returns "RuntimeError..."

Hi Sir,    I tried to use DboPage_CopyToFile and DboPage_CopyFromFile, and those two procedure need CFile* argument. There are two functions in DboTclHelper about CFile: DboTclHelper_sGetCFile and...

View Article


Image may be NSFW.
Clik here to view.

[PCB] Create solid shape in silkscreen?

Hello,I want to create silkscreen for capacitor like some commercial board that contains the solid circle (see below). The silkscreen generator (AutoSilk) can't generate the shape. What should I do?...

View Article

Image may be NSFW.
Clik here to view.

Importing .TEL netlist and library search

 I can import a netlist from Orcad and it searchs all the library directories for symbols. When I import a other netlist (.tel) the symbols all need to be in that same directory as the .tel file. How...

View Article

Image may be NSFW.
Clik here to view.

New VIA definition

Hi! I have to you the following questions:1) How do I define the new VIA so that I can use it later in Allegro? I know that I have to use the  PAD Designer, but where I have to save the designed VIA so...

View Article


Image may be NSFW.
Clik here to view.

Kitchens Cabinets London

  Normal 0 false false false IN X-NONE X-NONE /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes;...

View Article

Image may be NSFW.
Clik here to view.

Kitchens Cabinets London

  Normal 0 false false false IN X-NONE X-NONE /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes;...

View Article

Image may be NSFW.
Clik here to view.

How can I preserve designators from changes?

HiIn the Orcad capture schematic environment when we try to copy a page in a project file and paste it into an another project all designators automatically changes.How can I preserve them from...

View Article


Image may be NSFW.
Clik here to view.

How to Place Components without Dimension Information

Hello all,I'm having difficulty locating the function that will allow me to place components without dimension information about the footprint. This wouldn't be a problem if my computer isn't so slow...

View Article


Image may be NSFW.
Clik here to view.

Is there a way to generate a color map/chart to assist in assembly?

Our normal process for manual assembly is print out the assembly drawing, the assembler colorizes the assembly drawing so he can easity identify where the parts go, i.e. 100 ohm resistors are red, 50...

View Article

Image may be NSFW.
Clik here to view.

Design Entry HDL Hierarchy Viewer empty

I am using design entry HDL  v16.6 with the newest hotfix. I have been working on a schematic and the hierarchy viewer had the schematic name and the pages listed. I was trying to fix some installation...

View Article

Image may be NSFW.
Clik here to view.

Vias in Symbol

All,Thsi poat is re-visited because I couldn't make it work the last time and had to kluge my way through my design. My situation is that I have a FET with a large pin. I need to add an array of...

View Article

Image may be NSFW.
Clik here to view.

Creating a model in pspice model editor

Hello all,I am new to the using of the pspice model editor, Can anyone help me in giving a brief idea regarding  how to model a NEMS switch based on its I-V characteristics. Please help me in this...

View Article


Image may be NSFW.
Clik here to view.

Upgrade from Orcad Capture 16.0 to 16.6 library incompatible

I'm runing Orcad Catpure 16.0 and I'd like to upgrade to 16.6 but the libraries don't seem to be compatible.  Does anyone know what the process is to do this?  Also, can I open a 16.6 schematic file...

View Article

Image may be NSFW.
Clik here to view.

RF Designe basic calculations like Why we place the Capacitor............?

Hi All,         I'm PCB designer as if now working on RF card.  I have some doubts in RF Design.1. Why we place Capacitor or inductor in path of Antenna . If required how to calculate the value of...

View Article


Image may be NSFW.
Clik here to view.

how create a ".cir" file in Orcad 16.3

Hello, I would like to create a "cir." file in Orcad 16.3 but I'm a little lost, is that you can help me? is and what you can tell me how to change the number of output bipolar transistors, ie, I find...

View Article

Image may be NSFW.
Clik here to view.

PCB editor name/versions?

I see pages for Cadence Allegro PCB DesignerCadence OrCAD PCB Designer Are there mulitple products, or just too many names?What's this called?

View Article


Image may be NSFW.
Clik here to view.

pxl.exe has stopped working

When I try to export physical, I get a windows error box that says "pxl.exe has stopped working". I click close the program a Design Sync error shows "Error: PXL Failed. Unable to package the design....

View Article

Image may be NSFW.
Clik here to view.

[ALLEGRO] VIA-IN-PAD placement

Hi! I have the question regarding the VIA-IN-PAD. How do I put the VIA in the BGA PAD so it is directly in the PAD center (when doing the BGA fan-out)? Best regards,Krzysztof 

View Article

Image may be NSFW.
Clik here to view.

Cross-Probing

All, I have been trying to get cross probing to work with less than favorable results. I have AppNote from EMA and have been exchanging posts with the AE. In a previous life, I had cross-probing...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>