Clik here to view.
Remove(gray out) one single occurence in Orcad
I am working on an Orcad design with flat hierarchy - hence I will keep the design in instance mode for annotation etc.What I would like to find out is if there is a way of getting a single part/title...
View ArticleClik here to view.
Equal Spacing Spread Command
I am trying to find a command to spread the existing routing with equal spacing in a specific area. Is there a way to do this?
View ArticleClik here to view.
How to change the default font which is used by the PSpice Model Editor when...
Hello,first off all, I have to mention that I use Orcad Family Release 9.2.When I use the PSpice Model Editor to create an OrCAD Capture Library (*.olb) the fonts for Name and Part Reference of all...
View ArticleClik here to view.
Need Help with fillet in allegro pcb
I created a footprint which supposed to have fillet on it edges. For some reason I cannot apply fillet to the two of the filled shapes on the footprint.Can someone help me how to apply fillet to the...
View ArticleClik here to view.
Wirebond and Flip Chip design in SiP to ODB++ output
Does anyone know the work around on creating the odb++ file with the stacked dies on hybrid designs???I am exporting out ODB++ file with wirebond die on WB layer where as FC is on Metal 1 layer and the...
View ArticleClik here to view.
To hold the line on PCB
What actions are needed to of the first pictures to get a second ?
View ArticleClik here to view.
Replicate similar rooms, copy & paste routes in Allegro PCB 16.5
Hi, I am working with 16.5. I have three similar blocks - I've defined a property "Room" for components in Schematic - in my design. I have placed and routed one block in it's Room completely. Now, I'm...
View ArticleClik here to view.
CIS connected to MySQL database
I tried to configure CIS to my Enterprise MySQL Database but Orcad return the follow error message:ERROR(ORCIS-6233): The Table Property Type of the field PartNumber in table Resistors is not of type...
View ArticleClik here to view.
Import in local CIS database
Hello,I have some components library stored on my pc, now I'll import all this symbols in my CIS local database.Someone can explain me how i can easy import this library?I tried to import some symbols...
View ArticleClik here to view.
Viewing existing ODB++ data
Is there any way to open an existing ODB++ .tgz? I need to review the info in the EXISTING file set and not overwrite it.
View ArticleClik here to view.
use dynamic copper and Cut out
HiI've some qustion.... I am not good English writing...PCB editorwhen applying thedynamic shape atthePlate Hole"HERE" such as the option of creatingthis??- negative plane- I'd like toseecheckedeasily.
View ArticleClik here to view.
how to import 16.5 board file into 16.3
Hello all, I have one board file it is 16.5 but i dont have that version software , i have 16.3 software , their is any possible solution to open the board file.
View ArticleClik here to view.
PCB editor name/versions?
I see pages for Cadence Allegro PCB DesignerCadence OrCAD PCB Designer Are there mulitple products, or just too many names?What's this called?
View ArticleClik here to view.
Remove(gray out) one single occurence in Orcad
I am working on an Orcad design with flat hierarchy - hence I will keep the design in instance mode for annotation etc.What I would like to find out is if there is a way of getting a single part/title...
View ArticleClik here to view.
OrCad Layout on Windows 7 ?
I have some older OrCad Layout designs I need to support. Has anyone had success running OrCad Layout on Windows 7 ?
View ArticleClik here to view.
enhanced part development for DEHDL
Hello, how can we handle a part with different pack_types (jedec_types) and different symbols (for DEHDL)?Symbols (Symbol versions: sym_1, sym_2, sym_3) have different pin counts and if we choose over...
View ArticleClik here to view.
Importing .brd into Allegro 16.6 FPGA System Planner: how to connect the...
I'm trying to optimize the pin allocation of an existing board. I imported the .brd file into fsp, and checked the Instance Properties of the connector which is connected to the FPGA. There is a group...
View ArticleClik here to view.
Min_Line_Width Max_Line_Width
Hi, I'm trying to learn PCB Editor. I see an example of setting Min_Line_Width in the Property Editor andthe value is set to "10". I assume that this is the copper etch width but what is it exactly....
View ArticleClik here to view.
Clik here to view.
CONCEPT-HDL-NETLIST ERROR
Hi Everyone,I got below error while packaging in concept HDL. Please Help me. Severity : Error (Concept)Description : ERROR(SPCOCD-152): Port on instance does not exist in entity declaration for...
View Article