Quantcast
Channel: Cadence PCB Design Forum
Viewing all 5525 articles
Browse latest View live

Find by Query - Vias of certain nets

$
0
0

Hi, I’m trying to select Vias of a certain Padstack Name, AND belongs to certain nets. It appears the Query function cannot AND two Object types.  Am I missing it?

User story: I have a design with two different via padstacks used throughout. Now I want to change all vias not used for power/gnd to the smaller via. 

Thanks for any help you can provide.

The result of this Query selects all VIA2010's on the design. Not just those on the listed nets. 

  


List of nets by pin count (don't care about the pin names, found that report..)

$
0
0

Easy way?

Want to compare number of vias to number of pins for signal nets.  (yeah, don't ask...)

Place/Add component thru Search provider download... hanging

$
0
0

Trying to place a new component after search thru Search Provider - in Capture CIS 17 (new install).. Search results in components displayed from Providers. After initiating the Add Component, download initiates with "Downloading ....".  

Download is not able to finish and the dots keep churning forever.

Any settings to be setup / thoughts?

Thanks

Panelization of small board

$
0
0

Is this possible in 17.2? I have a customer that wants me to provide panelized artwork but there does not appear to be a way to do it within 17.2 - only 3rd party software?

Tom

Start Page in capture 17.4

$
0
0

Why is it now impossible to prevent the loading of the stupid start page.  If cadence did any usage tracking they would realise that the page never gets clicked on and always gets closed and yet they force it to load (slowly, usually) each time capture is launched.

Has anybody found a way to disable it - the old capture.ini trick no longer seems to work.

Does OrCAD 17.4 Still Support Back Annotate from PADS Layout?

$
0
0

There used to be an option to back annotate from a Layout now it is only PCB Editor. I created a .swp file, I would just like to back annotate from that file. Please help. 

Package to package spacing error

$
0
0

Hi I need an help how to reduce a package to package spacing error on Allegro 17.2 anyone kindly explain in detail thanks in advance

Making a component with only one power pin displayed but connected to several ball of BGA

$
0
0

Hi, 

I'm pretty new to Cadence allegro and i'm facing a new problem.

I am creating a LTM4630 component from analog device and there are several power pins connected together.

In the datasheet, the component is designed with only 1 pin for VIN for example, and this pin is in fact several balls of the BGA.

I would like to make the same representation of the component, and having only 1 VIN pin on my design, but corresponding to multiples of the BGA, is this possible?

Thanks in advance, 

Vincent


XY Placement

$
0
0

I need to generate XY data file. There is almost no documentation on how to generate it with ORCAD. I found a couple of 10-years old forum discussions here that say use File->Export but in 17.4 they decided to hide this function elsewhere. I could not find neither Export nor Report menus. Please help!

STEP file generation

$
0
0

Hello everyone.

I've finished my project and I want to generate a STEP file. I selected Export -> MCAD -> STEP... I pressed Export but I've gotten an error. 

(SPMHGE-268): step out had errors, use Viewlog to review the log file.

The problem is, a Viewlog file is empty and I don't know what's going on. I have no DRC errors. I tried other settings but it didn't help. Could you help me?

capture update cache vs replace cache

$
0
0

Hello,

In Capture 17.2, I changed in the library part X. I like to push the change library -> schematic.

In the design tree at design cache for part X, I right click and see update cache and replace cache.

What are the differences?

Do they all go in the direction library -> schematic?

Frank

Unable to create simulation profile without crashing

$
0
0

Whenever I try to create a new simulation profile in Allegro Design Entry CIS v17.4-2019 the entire program crashes with the below error message. This occurs with even a new, blank schematic. I don't get to the point where I can even see any simulation options. I have tried to repair the installation and I still have this error. Please help.

Thanks,

Kyle

Allegro 17.2 move line vertex in footprint symbol.

$
0
0

I used the package wizard and obtained some lines on the package_geometry silkscreen_top layer.  How do I move them ?

The shape edit command gives me a four arrow cross with a square on the middle where I can move the vertices of rectangles, but not lines. When I engage general edit, I get the same four arrow cross with a square in the middle that appears over the lines and it does not work.

last pick:  6.350 2.540
Element has no origin, using pick.
Pick new location for the element(s).
Selected item not valid for current operation, ignored: Horizontal Line Segment "Package Geometry/Silkscreen_Top"
No valid items selected for the current operation, exiting.

Frank

How do I use this device in Pspice? (OPA 657, i can't simulate)

$
0
0

In my project, i have to use OPA 657  OPAMP made by Texas instrument.

So I downloaded the essential files to silmulate it like OLB, lib files at here

https://www.ti.com/product/OPA657

And I added  OLB files at C:\Cadence\SPB_17.2\tools\capture\library

And I added the lib files of OPA657 to configuration files as global

I designed a simple inverting amplifier like this

But there was an error like this

what is the problem..?( why 75 nodes exceeded..?)

(other device worked well like this)

Problem in step file mapping

$
0
0

I tried to map a step file in the PCB editor (ver17.2-2016) and encountering an error as  attached. Pl help on this.


Synchronize Capture from PCB Designer File

$
0
0

I have our schematic in OrCAD Capture and the person doing the layout in PCB Designer updated the design and some of the footprints. I would like to synchronize them, but when I go to create the netlist (and choose the new brd file as the input file), everything imports, but the output brd file is missing the components that were updated in PCB Designer.

What is the proper way to synchronize the two if PCB Designer is the one that is more up to date?

Capture schematic fastest way to FIND PART

$
0
0

Hello,

I currently use Edit-> browse parts to find parts. I leave that tab open.

Is there another faster way to engage a find function and just type in the part reference?

Frank

ODB++ Inside gen_fs2001 error When Exporting Compressed Database

$
0
0

When I try to run OCB++ inside and select .tgz as the output, all of the ODB++ database output files are dumped to the active directory and I get a "gen_fs2001 error" pop-up and the process can't proceed.  I've generated ODB++ packages on this computer before, so not sure what's changed.  Gerbers generate just fine.  I tried re-installing ODB++ Inside, but that didn't make a difference.  Anyone else know of this error and how to correct it?

Part Developper Symbol Dysplay

$
0
0

Hello,

I just changed the version of Cadence Allegro from 16.6 to 17.2.

In the Part Developper (Symbol view) in 17.2 the display with the symbol created is missing, see below the picture: 

In 16.6 there was this display to modify the symbol on this window.

Now we have to right click on "sym_1" and select "Edit (in DE-HDL)" to modify the symbol.

Do you know how I can have the display in this window in 17.2 ?

Rgds,

Florent

Copy Net class from Physical to Electrical

$
0
0

How do you copy a netclass from the Physical Tab to Electrical Tab  ? 

Viewing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>