Quantcast
Channel: Cadence PCB Design Forum
Viewing all 5525 articles
Browse latest View live

Ultra Librarian isn't working in OrCAD 17.4

$
0
0

I m facing an issue as shared below with ultra librarian. Is it a bug or some issue with ultra librarian or orcad. I installed the latest hotfix but the issue remains the same.


Out of date shape error, bug?

$
0
0

Hi, 

I'm having troubles creating artworks because there is an out of date shape that I can not find! The status shows no Etch on the Bottom layer with strange coordinates. I have turned off all layers and turned on, bottom layer or boundary, and still can not see anything. 

Is there any way to bypass or solve this problem?

Thanks

Import Netlist (SCH2LAYOUT) issue.

$
0
0

Hi guys,

I have a problem that when I get the netlist from schematic and import it to layout DB. This time I see the image below:

I don't see the [.TMP file] in that directory . Please help me fix it. 

I am looking forward to hearing from everyone.

Best Regards,

Huynh Nguyen

PDF Print not including text

$
0
0

This has to be the buggiest software I have ever used.  I am new to Orcad (windows).  The last time I used it, I was running the DOS program in a PIF on my bitchin' new 386 machine.

So, my problem de jur is that I get all my graphical content but all of the text is missing.

Oh yeah, if I do a print preview, and go back to settings, Orcad crashes.  Nice.

How can I automatically create a Table of Contents with page title/page numbers in Orcad?

$
0
0

I'd like to have the second page of my schematics be a table of contents referring each page title and the page it is on so when a  PDF user reviews they can easily navigate the schematics.

There must be an automated way to do this so I don't have to create it and revise it manually.

How to create gerber files with different extensions in 17.4

$
0
0

The PCB manufacturer requires the file layers to have different extensions like .GTL, .GBL etc. In 17.2 adding an extension to the file name override the art extension. But 17.4-2019 S012 [10/26/2020] does not do this and puts .art on the end as in XXX.GTL.art.

If  I remove the ext_artwork preference (blank) it still puts ,art to each file. Changing it to something else like YYY will add an extension of YYY to each file.

This seems to be a bug or is there a param/preference I have not done.

Jessica

Orcad Capture 17.2 has netlist option for "Create or Update PCB Editor Board (Netrev)" greyed out and if I try to import a netlist into ORCAD PCB I get E- Unable to start program; netrev.

$
0
0

I can generate a netlist but  Create or Update PCB Editor Board (Netrev) is greyed out so I can't go directly to a board. I also cannot import a created netlist into Orcad PCB because I get an error  E- Unable to start program; netrev. This all worked correctly until Capture locked up on me yesterday and I had to stop it via windows. I tried to locate netrev.exe on my computer and it is not there. Capture software version is 17.2-2016 S032  (3685379) Windows SPB 64-bit edition . PCB software version is 17.2-2016 S032 [1/8/2018]  Windows SPB 64-bit edition.  Could a corrupted file cause this and should there be a copy of netrev.exe on my computer?

Finding K and Vt of a transistor using edit pspice model

$
0
0

Hello.

I need to find Vthreshold and K ( or beta ) of M2n7000 transistor.

This is what I see : 

For K, I know this formula: 

But unfortunately, I cannot find its parameters either.

By the way, By Vt and k, I mean parameters for this formula : 

Thanks.


where can I find Labs documents or instruction video for SI Crosstalk/SSN of Electrical Contraint Rule?

$
0
0

Hi all,

I tried to use the SI, Timing Electrical Rules,

but I couldn't find the example labs or videos. there were only explanation about this function.

I want to see some sample video or Labs such as tutorials

best regard.

ERROR (SPDWSRV-000502): Unable to authenticate because the connection to https://pcb.cadence.com/unifiedsearch failed. Check that the server is up and running.

$
0
0

Hello World,

while using the unified search i get an error while login : ERROR (SPDWSRV-000502): Unable to authenticate because the connection to pcb.cadence.com/unifiedsearch failed. Check that the server is up and running..

I have checked my Pulse is running and even restarted the pulse, still it shows the same error.

how can i resolve this?

Regards,

Jishu

Crefer equivalent in CIS

$
0
0

When using Concept HDL there was a crefer function to add sheet to sheet locations for nets.

By clicking on one of these it would jump you to the same net at another location.

Does CIS have a similar tool?

QR Barcode

$
0
0

Hi Folks!
New request from the boss, they want to add QR Barcodes to our PCB's.  Did a little searching and I haven't found a solution that works well for 16.6.  Does anyone have ideas?
I can create them as a dxf and bring them in, but not all the shapes are filled in.  I can do this manually, be it's a PIA.

Thanks in advance,

Wild

ODB++ export errors

$
0
0

Hello everyone,

I created a board with 5 layers and had to take out the dielectric for exporting purposes. So my layout has just the conductor layers 1 to 5. When exporting as a ODB++ file and then opening it, I get these errors about some properties that were not defined. I have never seen these properties and maybe thought they were being created after I deleted the dielectric layers within the stackup. I tried looking for these properties within OrCAD but can't seem to find them. Any help would be extremely appreciated. Below are some of screenshots of the errors I am receiving. I also found them within the matrix folder when I export the file but still can't seem to find where they could be located in OrCAD.

BENCH.MDB in OrCAD 17.4 example

$
0
0

Dear OrCAD expert, 

I am learning to use OrCAD 17.4 CIS. I use BENCH.MDB in the example as a template to build my database. 

it works fine except that in OrCAD CIS explorer, the Footprint review is empty.  I use Win10 Access to open the BENCH.MDB, for example, the "Layout PCB Footprint" of Ceramic Cap is SM_C_0402, but the symbol name in the C:\Cadence\SPB_17.4\share\pcb\pcb_lib\symbols is smc0402.dra.  

I tested that if I change the Layout PCB Footprint name in BENCH.MDB to smc0402, then I can see the symbol in the CIS explorer review window. 

Why the Layout PCB Footprint name in the example MDB does not match the symbol name in the pcb_lib\symbols directory?

should I manually edit each symbol name in the MDB to match the real pcb_lib symbol? 

I guess I am not on the correct path. is there an MDB file that can be used directly by the user?

Sincerely,

David Sun

Netlisting from Capture to PCB Editor Changes Differential Pairs in PCB Editor

$
0
0

My toolset is OrCAD PCB Designer Professional 17.4 S011.

I am having an issue where when I import a netlist into PCB Editor from Capture, it changes a few of the differential pairs that I have configured in the Constraint Manager. For some of the differential pairs it renames them, and for others it completely removes the differential pair. Each time I make an adjustment to the schematic then netlist, I have to go back to constraint manager to re-configure these differential pairs.

Is there any setting or adjustment that I can make that will not permit the Capture netlist to adjust my differential pairs in PCB Editor after importing the netlist?


PCB Stackup in IPC-2581 format

$
0
0

Are there any designers who's pcb board house utilizes IPC-2581 for their stackup. I use Allegro PCB Editor for our pcb designs and this editor has the ability to import and export IPC-2581 pcb stackups.

Our board house does not have that capability or they are not willing to use it.

What I have found is that Allegro pcb editor has many formats which can be utilized to import or export files to a board house but if the board house does not use them, what good are they.

Our board house still uses gerbers. I usually send our pcba supplier, gerbers, ODB++ and IPC-2581. In reality I should only have to export an IPC-2581 file and be done but it seems the board houses are still using formats from years ago.

Anyway, if someone knows a board house, either domestic or off-shore, which uses IPC-2581 I would appreciate knowing that company.

Thanks,

HS 

A systemsi error

$
0
0

Hi Dear,I am using SYSTEMSI to simulate the TI 6000 SRIO ,when i take the Ti's ibis-ami model  into the project,the soft stoped and  output this:

INFO: compiling tx 'Tx1' ami line =
'(ami (D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll (rincewind_AMI_TX (Reserved_Parameters (Ignore_Bits 0 ) (Max_Init_Aggressors 3 ) (Init_Returns_Impulse True ) (GetWave_Exists False ) (Use_Init_Output True ) (Tx_DCD 4e-12 ) ) (Model_Specific (swingCode 15 ) (pre1 0 ) (post1 0 ) (corner 'n_0p90_1p50_027_nomR' ) ) ) ) )'
INFO: processing ami model 'Tx1:D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll'
INFO: ami model line =
'(D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll (rincewind_AMI_TX (Reserved_Parameters (Ignore_Bits 0 ) (Max_Init_Aggressors 3 ) (Init_Returns_Impulse True ) (GetWave_Exists False ) (Use_Init_Output True ) (Tx_DCD 4e-12 ) ) (Model_Specific (swingCode 15 ) (pre1 0 ) (post1 0 ) (corner 'n_0p90_1p50_027_nomR' ) ) ) )'
ABORT: Unable to open ami dll; tried two extensions 'D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll.dll' and 'D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll.so'
ABORT: You may be combining 64 bit engine/32 bit ami model or 32 bit engine/64 bit ami model
INFO: compiling rx 'Rx1' ami line =
'(ami (D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll (rincewind_AMI_RX (Reserved_Parameters (Ignore_Bits 10000 ) (Max_Init_Aggressors 3 ) (Init_Returns_Impulse True ) (GetWave_Exists True ) (Use_Init_Output True ) ) (Model_Specific (corner 'n_0p90_1p50_027_nomR' ) (CDR_phase -1 ) (DLLid 'ti_rincewind_40nm_ami_RX' ) (RX_jitter_DCD 4e-12 ) (RX_jitter_RJ 0.8E-12 ) (anlg_eql_gaincode -1 ) (anlg_eql_zerocode 0 ) (anlg_eql_gainboost 0 ) ) ) ) )'
INFO: processing ami model 'Rx1:D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll'
INFO: ami model line =
'(D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll (rincewind_AMI_RX (Reserved_Parameters (Ignore_Bits 10000 ) (Max_Init_Aggressors 3 ) (Init_Returns_Impulse True ) (GetWave_Exists True ) (Use_Init_Output True ) ) (Model_Specific (corner 'n_0p90_1p50_027_nomR' ) (CDR_phase -1 ) (DLLid 'ti_rincewind_40nm_ami_RX' ) (RX_jitter_DCD 4e-12 ) (RX_jitter_RJ 0.8E-12 ) (anlg_eql_gaincode -1 ) (anlg_eql_zerocode 0 ) (anlg_eql_gainboost 0 ) ) ) )'
ABORT: Unable to open ami dll; tried two extensions 'D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll.dll' and 'D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll.so'
ABORT: You may be combining 64 bit engine/32 bit ami model or 32 bit engine/64 bit ami model
ABORT: Unable to open ami dll; tried two extensions 'D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll.dll' and 'D:\000SIM2\all_connect\6657tx_ibis_ami\librincewind_40nm_tx.dll.so'
You may be combining 64 bit engine/32 bit ami model or 32 bit engine/64 bit ami model
Unable to open ami dll; tried two extensions 'D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll.dll' and 'D:\000SIM2\all_connect\6657rx_ibis_ami\librincewind_40nm_rx.dll.so'
You may be combining 64 bit engine/32 bit ami model or 32 bit engine/64 bit ami model

How could I take this off,and get simulate success?thank you very much!

Cannot copy a part from an existing Library to my new Tutorial Library

$
0
0

I've dowloaded the trial version of OrCad and following the instrctions on video 2. Add Libraries and Parts. However, as instructed, I'm unable to copy from the capsym.olb library, the parts GND_POWER and TitleBlock3 ? The opbject is to pass it to the new library that I have previously created

ODB++ export errors?

$
0
0

I created a board with 5 layers and had to take out the dielectric for exporting purposes. So my layout has just the conductor layers 1 to 5. When exporting as a ODB++ file and then opening it, I get these errors about some properties that were not defined. I have never seen these properties and maybe thought they were being created after I deleted the dielectric layers within the stackup. I tried looking for these properties within OrCAD but can't seem to find them. Any help would be extremely appreciated. Below are some of screenshots of the errors I am receiving. I also found them within the matrix folder when I export the file but still can't seem to find where they could be located in OrCAD.

Locking foldable windows (Visibility, Options, Find)

$
0
0

In Allegro I have docked these menus in a specific place and somehow "locked" them.  I remember doing it long ago but do not remember or can't find how.  Does anyone know?    Thanks

Viewing all 5525 articles
Browse latest View live