Quantcast
Channel: Cadence PCB Design Forum
Viewing all 5525 articles
Browse latest View live

Symbol corruption after update

$
0
0

Hi,

I had used some shapes for pads of my symbol. I changed shape origin and updated pads and symbol.Although everything is right with the symbol and pads are in the right distance, my symbol pads are displaced after I update my PCB design. I am confused and don't see why? Below picture shows correct symbol and its corrupted one after update in PCB.

I would appreciate any help.

Hossein


Capture 16.3 - Can't move any component in schematic

$
0
0

Hi,

I created a schematic in Capture 16.3 and I can no longer move any part or net.  Whenever I try to move anything, it shows "Object move not completed as this resulted in connectivity changes".  Does anyone know how to solve this?

Thanks.

 

I'm using 16.3-S014

how to link the CIS Part manager with a database Microsoft access (.mdb)

$
0
0

I have a database(.mdb), i want to use it in cis ,when I select -option--->cis configuration--->New , i select my database then i have this message  :

ERROR (ORCIS-6245) ; Database Operation Failed Please check session for more details

I should have a licence  of Microsoft access ? 

Schematic symbol pin name. OrCAD 16.3

$
0
0

Hello everyone,

I'm new here and also new to Cadence OrCAD capture.

I'm currently used OrCAD16.3 to build schematic symbol and have the error as the picture below everytime I trave to save or close it.

Is OrCAD required all the pin name have to be different even GND, VCC, NC, and DNU?

 Thank you very much 

 

Variant Mode in TCL scripting

$
0
0
Hello there, 

For several months now, my mission is to create TCL / Tk scripts in OrCAD Capture to have new tools to automate various tasks related to the design of schematics. However, today I am facing a problem on one of my scripts. 

The goal of the script: This script has the specific objective of creating a "manufacture file" in relation to an OrCAD Capture design. This one allows to find out information on all components of a same design that will be useful in the manufacture of the card. Today, I can well retrieve all the necessary informations on all the components of my design. 

How it works: My script path all the design and retrieve various properties of all instances and occurrences. 

The problem: As we use "Variant Mode", it happens that some components become unmounted (gray on the design). In this case we wouldn't want them to appear in the "manufacture file". And here is my problem, I can't recover through TCL commands any information that would allow me to deduct my component is unmounted, allowing me to make sure it is not treated. 

I already know the documentation "OrCAD Capture TCL / Tk Extensions" which contains various commands available but I haven't found one that might interest me. 

The tracks I'm trying to explore without success: 
  •  When a component is unmounted and I look at its Orcad properties (double-click), some values ​​appear in "NC" and if the component is mounted another value appears. I can well recover the values ​​associated with all properties of the components, but I don't get the "NC" value when the component is unmounted. I get the same value that if the component was mounted. 
  • In the same way, I try to retrieve the color symbol for each component (the mounted component appears in blue and unmounted in gray). But again, if the component is mounted or not I always gets the same color code (48). 
  • Finally, I found a function "IsActiveVariant ()" in the guide "OrCAD Capture TCL / Tk Extensions". This feature seems to be interesting if I could apply it to my instance (or occurrence) and it turned me if the component is "active" or not used in the current variant mode. Unfortunately, I did not manage to make it work because it is applied to an object of type "CISVariantPartOBJ (CISBase)" and I don't know how to get. 
So, I can't differentiate a mounted an unmounted component by these methods. Can you give me your help?
I hope that I was clear enough on explaining my problem and I am at your disposal for any further information. 

Best regards.

2 different footprint libraries

$
0
0

 In the file Capture.ini I have the entry:

[Allegro Footprints]
Dir0=C:\Cadence\SPB_16.6\share\pcb\pcb_lib\symbols

At this place I find files with the endings .dra .psm .osm .jrl

Within the pcb editor I see under place\manually even symbols.

These symbols I do not see in a file location.

When I try to see the symbols in capture I get the error message:

ERROR(ORCAP-1733): Allegro footprint BGA100_10X10_10 was not found in the search path

How can I solve this problem ?

 

how to make Die bonding IC package?

$
0
0

I have few questions to ask here(I am a new user), much appreciated for your help.

1. How to make Die bonding IC package? I have pad coordiantes. Doese I need use Allegro package design tools? or the general Allegro PCB designer is enough?  Because I found my company floating license is limited for Allegro PCB design.

2. when i import DXF file as my PCB board outline, but I found the size is zoomed out, the actual size is only 1/8, so what's the reason and how to solve it?

Thanks,

How to neglect Same Net Spacing DRC

$
0
0

Hi,

I need to place vias on my polygones. Although I have configured SMD pin to Thru via Same net spacing rule to 0 for my Power Net Class, I receive DRC error as OVERLAP?!. :-( Is there a way to bypass this error?!. 

Thanks in advance,

Hossein


Change a coppied via net and via arrange

$
0
0

Hi,

I have copied some vias from other routed nets. I have a problem and that is I can't find anywhere to change this copied vias net property!.. Could anybody please help?

I am also going to align some vias vertically or horizantally. If I go to placement edit mode I'll see that I can't select vias like symbols to align them or change space between them?!..

I would appreciate any help.

Hossein

How to create QFN footprint in OrCAD PCB Editor 16.6

$
0
0

Hello,

I want to create a footprint for the QFN-16 package but OrCAD PCB Editor Package Symbol Wizard doesn't have one. Please guide me how to create one from scratch. 

 

Thank you very much.

 

What version of Visual C++ is required for License Manager 12.03?

$
0
0
I am running only the license manager on a new machine to serve our license. We only have the 2010 version of Visual C++, and I am receiving a SxS error. What version do we need?

a licence file for spb16.6 linux 32bit evaluation

$
0
0

as topic. i just installed it, when running allegro_pcb, it says retrieval of pcb_design_studio licence failed.

 

tia

 

 

Component reports w.r.t type smd or TH

$
0
0

Is their any option wherein we can create the placement reports from PCB Editor with component type/class specifying as TH or SMD package. File-Export-placement doesn't carry this info!

Can't place via next to pin

$
0
0

Hi,
When I want to route some tracks of pins I can't place via just near the pin, while for neighbour pins I can do it easily. I have also defined a Power class net for both of them with pin to thru via spacing of 0.
Below picture clarify the issue better:

Thanks in advance,

 Hossein

What the drill size to be use in BB vias?

$
0
0
Hi..
I am trying to work on the six layer PCB board. In that i had configured BB via for the layers what ever to be used in the board. But my doubt is for through hole via i had specified the drill and pad. For the BB via configuration whether we can use the same through hole via size or to provide the new drill and new pad size for the BB via configuration.

BB via definition is pad size should be smaller or larger than through via size. Any idea about the configuration???

Thanks
Regards
Dhamodharan

Error parseString

$
0
0

Hi Guys, 

i have setup a board for RF DC Nets extra and it was working for the last few days however today when i go to add more components using the RF-PCB quickplace i get the following error:

Extracting stackup details of the design...

E- *Error* parseString: argument #1 should be either a string or a symbol (type template = "SS") - nil

Command >  

Any ideas what could be causing this?

 

Regards

Fran  

Can't do pin swap! please help

$
0
0

Hi,

I have read some posts here as well as below link from Cadance about how to do pin swap.

http://www.cadence.com/community/blogs/pcb/archive/2013/01/09/customer-support-recommended-pin-swapping-in-allegro-design-entry-cis-and-pcb-editor-flow.aspx

Although I have added PinGroup property to my component pins and gave them a positive value, I still receive below message when I want to swap pins:

Pin is not swappable because the swap code is zero ... pick again.

I looked at pin properties in Cpatre Schematic and saw another property named Swap Id with value -1 that can't be changed!. How can I swap pins?

I am very short of time please help.

How to create pad for SMD parts

$
0
0

Hello,

I'm really new to the OrCAD layout and know nothing about this before. I'm sorry if there is any dump questions from me :)

I'm try to create a foot print for this part.

 

1. First question is: As I understand that to create this footprint I first need to create the 0.40 x 1.22mm pad right? 

To create the pad I learn that I need to used Pad Designer. I also have have couple questions about this as well.

 

2. What informations I need to enter in the box 1, 2, and 3? What do they mean? Is there any book teaching about this? I would like to buy one to read. Or any guide that show how to make a simple SMD pad.

 

3. For SMD pad, I just need a Single layer mode???

Please help a newbie out. Appreciate for your help.

 

Create Netlist removes some net members of a Net-Class

$
0
0
Hi,
I am working with Allegro PCB 16.6. I see a very strange phenomena in my design. When I try create netlist in Capture and load it to *.brd file I see that it has removed some net members of a defined net class?!. :-( I don't see why and how this can happen. Can anybody please help?!
Thanks all,
Hossein

need directions about Signal integrity tests in orcad.

$
0
0

 Hello ,

 

     Can anybody please tell me about how to use signal integrity in Orcad . I want some detailed tutorials of how to perform Signal integrity on circuits .

 

Thanks & Regards ,

 

sarat

Viewing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>