Quantcast
Channel: Cadence PCB Design Forum
Viewing all articles
Browse latest Browse all 5525

OrCAD16.6 DRC Error: ERROR(ORCAP-2207): Check Bus width mismatch

$
0
0

Hi,

When I run DRC. I receive below message at the end of report file, although I checked the whole design completely:

Checking Misleading Tap connection
ERROR(ORCAP-2207): Check Bus width mismatch
Checking Physical Rules

I googled and found out this bug has been fixed in Capture16.6 QIR. What should I do now? Can I safely ignore this message or there is still something wrong with my design that I should correct it? Where can I find  and install thehotfix for it?

I would appreciate any help on this issue

Hossein


Viewing all articles
Browse latest Browse all 5525

Trending Articles