I also have some with K C and some with P P and P S. I can not find a library of where to look up what these are?
↧
What are these errors after using automatic routing?
↧
Taking Care Of PCB Rework Properly is Much Better Than Discarding Them
In times of difficulty to obtain components, increasing need for versatility and fast advancement cycles, tidy and economical PCB rework to conserve set up or bare published motherboard are coming to be increasingly essential. Every PCB or PCB setting up that can be fixed by rework secures our environment by not getting rid of it and also by not needing to generate new PCBs. Bauer Express PCBs have conserved greater than 500,000 PCBs in the last few years.
Utilizing unique, self-developed strategies, the professionals at MOKO Technology can, for instance, drill holes right into formerly put together assemblies. The accuracy represents the freshly generated published circuit card The job is only executed by workers with several years of experience in PCB fabrication. Advanced gauging modern technology makes it possible for optimum monitoring of the work. Depending on the amount and complexity of the rework, the shipment time is usually less than 5 working days after invoice of the goods. An express solution is likewise readily available for immediate PCB remodel, where it is feasible to accomplish revamping within a few hours.
PCB Rework put together boards.
PCB rework
Unsolder and after that solder in again
In order to solve the unique issues to the contentment of clients in the long-term, MOKO Innovation has purchased tools. The focus right here was on basic and gentle material elimination and also re-soldering of components. The selection fell on the Ersascope 1 as well as the PCB rework system IR 550 A from Kurtz Ersa. At MOKO Technology, particular care was taken to make sure that the circuit card was heated as homogeneously as feasible. We maintain the thermal anxiety on the boards as reduced as feasible during the PCB revamp procedure. Therefore, we do not needlessly impair the lifespan of the published circuit boards and elements. The repair service and reconditioning after that happen both manually and also with mechanical assistance.
The IR 550 A rework system heats up the PCB homogeneously utilizing medium-wave infrared emitters (4 µm to 8 µm). Warming up the setting up is important to stop the PCBs from contorting as well as to attain a low-temperature gradient ΔT from the top of the PCB to the bottom.
The leading heating in the Ersa systems is likewise created as a medium-wave infrared heater or hybrid heater. The hybrid heater is an infrared heating system with a low degree of convection. By doing this we can also attain a reduced horizontal temperature level gradient, i.e. throughout the element, from edge to corner. Additionally, we avoid hot spots as a result of excessive hot air as well as decrease the surprising of surrounding, unsecured elements.
↧
↧
Shape to Route Keep Out Spacing - Automatic shape update fails
The highlighted 0V-shape in the figure below fails to update itself. It rounds the corner so that the shape creeps in to the Route Keep Out area of the component.
When manually updating the shape it successfully clears the Keep Out area, but as soon as I edit the design at another place, which updates the shape I get the above behavior.
I'm using Allegro 17.2-2016 S059 [9/10/2019] Windows SPB 64-bit Edition.
/F
↧
orcad capture 17.2: Bus has no name and therefore defines no signals
Hello,
I was doing a DRC and got "Bus has no name and therefore defines no signals". How do I fix that?
I put a bus with bus entries on the bus and wires with net aliases SCL0 and SDA0. If I double click on the bus it shows Net Properties with Name N149... What's wrong, how do I fix?
Frank
↧
Warninh: Symbol not found
Before we get into this, let me point out that I am a newbie to Allegro/Orcad PCB so please forgive me if I am making a rookie mistake.
I am having a torrid time trying to bring custom footprints into Orcad PCB generated by Ultra Librarian online library. So far:
1) Have set the psmpath, devpath and padpath User Preference paths to point to directory in which the new footprints are located.
2) Have attempted to copy the footprints into the source drive (although I am not quite sure which directory this should be, there appear to be several source library directories with similar files)
3) Rebuild the netlist several times
4) ensured that all my files are in the same directory (pointed to by variables identified in pint (1) above)
Any pointers would be gratefully received.
↧
↧
Creating a BOM with LibreOffice Calc
Hi,
Has anybody found a way to have Allegro Schematic Capture (any version) automatically open a BOM in LibreOffice Calc rather than MS Excel? You can do the normal ASCII BOM creation and then open LibreOffice Calc and do the usual import, but that is a lot of extra steps. Would like to leave MS Office behind as it has become a pig and a SAAS financial pain. No more stand alone MS Office products after Office 2019!
Is Cadence even discussing the ability of users to choose what package they want to open their BOMs?
Chris
↧
Negative Tolerance in Relative Propagation Delay
In Electrical constraints when we want nets in a group to be +-20mil w.r.t to a manually selected target 0:20 tolerance works fine, but before we could reach this conclusion, the tool also accepts -20:20 mil as tolerance value and the results generated are difficult to understand, what actually does it mean to have tolerance set to -20:20 mil?
↧
BLE Wristband Beacon & LoRaWAN Wearables in Covid-19 Contact Tracing Solution
The entire world is going through a crisis due to the persistent COVID-19 and we desperately need contact tracing if we are to take up effective measures against it. In this regard, MOKO offers you a wide range of BLE-based beacon products. These products are effective for contact tracing, social distancing alerts, Person Location, etc. So, you can leverage these products for ensuring safety in your workplace and for tracking critical patients in hospitals.
Moko has a complete solution system. I hope it can help you
↧
to import Gerber file with .dat, , .gbl and .art extension into APDL
as mentioned in title, would like to know how to import those extension file into APDL. Thanks in advance
↧
↧
Step model "skinning" export in 17.4?
I found a mention in the 3D notes but wondering if the feature has been released for 17.4 sp6...
Anyone find it?
↧
Any angle routing in Allegro PCB 17.4
Does Allegro support any angle routing? I used offset routing where I could set an angle between 4-18degree. Say suppose I want to use 24degree or any other value how can I route it.
I am using Allegro PCB Designer 17.4 006
↧
Setting up a bussed differential pair (DDR CLK)
Can anyone tell me how to properly define a bussed differential pair so the static phase can be tuned for each individual segment?
The DDR CLK pair runs from FPGA thru five DDR components. After routing the CLK pair, constraint manager automatically defines some random set of pin pairs.
I cannot create pin pairs or delete any of these pairs.
↧
How to get the visibility of COLOR - CLASS/SUBCLASS?
I want to know if the layer is visible or not after I use:
color -toggle "PACKAGE KEEPOUT/TOP"
How can I get it?
↧
↧
Ugly icons (17.4) - can they be changed?
First time to fire up 17.4 and what the heck? I can not believe or understand the need to change the icons. I've got eye-muscle memory and literally am hunting for my icons.
Has anyone else found the new look disturbing? Is there a way to change it?
Thanks
Bill
↧
netrev.exe crashes when attempting to update BRD file (17.2)D
I have a design in Capture CIS that will netlist without issue. When I try to update the PCB, pst files get created and then a windows dialog pops up stating that "nextrev.exe has stopped working". When I try to do an Import>Logic from PCB editor, it completes with warnings/errors, and the log stops at "preparing to read pst files" with no additonal information. I'm thinking that netrev is crashing at the same point there as well.
Obivously that's not a lof of information to go on, so any suggestion that might at least point me in the right direction as to why netrev crashes and the BRD won't update would be helpful.
↧
Pad_Designer.exe in 17.4?
I am currently using PCB Editor 17.4 and I am trying to download a design to import into my project and the script fails and says 'pad_designer' is not a recognized command. I know I have done this in the past when I was using version 16.6 and didn't have any problems. Did this executable command go away in 17.4? Any ideas on how to fix or run these library download scripts in 17.4?
↧
Concept HDL Export physical fail
ERROR(SPCOPK-1086): Parent part not found for the alternate part of ***.
please tell me the errors detail info,and how to fix it.
自动判断 中文中文(简体)中文(香港)中文(繁体)英语日语朝鲜语德语法语俄语泰语南非语阿拉伯语阿塞拜疆语比利时语保加利亚语加泰隆语捷克语威尔士语丹麦语第维埃语希腊语世界语西班牙语爱沙尼亚语巴士克语法斯语芬兰语法罗语加里西亚语古吉拉特语希伯来语印地语克罗地亚语匈牙利语亚美尼亚语印度尼西亚语冰岛语意大利语格鲁吉亚语哈萨克语卡纳拉语孔卡尼语吉尔吉斯语立陶宛语拉脱维亚语毛利语马其顿语蒙古语马拉地语马来语马耳他语挪威语(伯克梅尔)荷兰语北梭托语旁遮普语波兰语葡萄牙语克丘亚语罗马尼亚语梵文北萨摩斯语斯洛伐克语斯洛文尼亚语阿尔巴尼亚语瑞典语斯瓦希里语叙利亚语泰米尔语泰卢固语塔加路语茨瓦纳语土耳其语宗加语鞑靼语乌克兰语乌都语乌兹别克语越南语班图语祖鲁语 自动选择 中文中文(简体)中文(香港)中文(繁体)英语日语朝鲜语德语法语俄语泰语南非语阿拉伯语阿塞拜疆语比利时语保加利亚语加泰隆语捷克语威尔士语丹麦语第维埃语希腊语世界语西班牙语爱沙尼亚语巴士克语法斯语芬兰语法罗语加里西亚语古吉拉特语希伯来语印地语克罗地亚语匈牙利语亚美尼亚语印度尼西亚语冰岛语意大利语格鲁吉亚语哈萨克语卡纳拉语孔卡尼语吉尔吉斯语立陶宛语拉脱维亚语毛利语马其顿语蒙古语马拉地语马来语马耳他语挪威语(伯克梅尔)荷兰语北梭托语旁遮普语波兰语葡萄牙语克丘亚语罗马尼亚语梵文北萨摩斯语斯洛伐克语斯洛文尼亚语阿尔巴尼亚语瑞典语斯瓦希里语叙利亚语泰米尔语泰卢固语塔加路语茨瓦纳语土耳其语宗加语鞑靼语乌克兰语乌都语乌兹别克语越南语班图语祖鲁语 有道翻译 百度翻译 谷歌翻译 谷歌翻译（国内） 翻译 朗读 复制 正在查询，请稍候…… 重试 朗读 复制 复制 朗读 复制 via 谷歌翻译（国内） 译
↧
↧
Drill Chart can not display figure of Buried Via
Please help me to fix the display error of buried via.
We use some type of Buried via:
TOP - Layer2: via1-2
Layer2-7: via2-7
Layer7-Bot: via7-8
We generate the drill chart for all, but the chart of drill 7-8 did not display while other one display as normal.
I predict that this error belong to the ultility tools
↧
Sub Menus are too large
My system has a problem with Allegro 17.2. At first all of the text was to small to read and the icons too small to make out even with the Icon setting set to"large" I was able to resolve the issue by editing the properties of Allegro.exe under the tab compatibility, then selecting "Change high DPI settings", then selecting the check box "Override high DPI scaling behavior" with the setting under "Scaling performed by:" set to "System". This definitely solved the problem when I re-opened Allegro, I was very happy!!!
Until, I opened a sub-menu/drop-down. They open so large on my screen that the buttons at the bottom are not accessible and half of the text cannot be seen. This makes the program unusable. I've loaded the latest ISR and I also tried deleting the allegro.geo file but it had no affect. I'm currently at a total loss with deadlines looming... Help!!!
↧
Drill File Missing Holes Because Generates into Multiple Files
Six layer board has 5 hole sizes. Drill chart generates correctly. NC Drill file only shows largest 3 holes. ncdrill.log shows that 3 seperate drill files files were sequentially generated all with the same name, so only the last one is viewable. I can see one previous backup with only the T02 size hole.
PCB Editor 17.2
Here is the ncdrill.log:
(---------------------------------------------------------------------)
( )
( NC DRILL Log )
( )
( Drawing : PC150-1 R1.brd )
( Software Version : 17.2S031 )
( Date/Time : Sat May 23 05:23:11 2020 )
( )
(---------------------------------------------------------------------)
Processing NC Parameters file 'nc_param.txt' ...
NC PARAMETERS
-------------
FORMAT 3.4
MACHINE-OFFSET x:0.00000 y:0.00000 (mm)
FEEDRATE 1
COORDINATES ABSOLUTE
OUTPUT-UNITS METRIC
TOOL-ORDER INCREASING
REPEAT-CODES YES
SUPPRESS-LEAD-ZEROES YES
SUPPRESS-TRAIL-ZEROES NO
SUPPRESS-EQUAL NO
TOOL-SELECT YES
HEADER none
LEADER 12
CODE ASCII
SEPARATE NO
SEPARATE-ROUTING NO
OPTIMIZE_DRILLING YES
ENHANCED_EXCELLON YES
SCALE 1.000000
WARNING(SPMHMF-368): Cannot find NC Drill tool file 'nc_tools.txt'
WARNING(SPMHMF-369): ... will auto-generate tool file 'nc_tools_auto.txt'.
Auto-generating tool file 'nc_tools_auto.txt' ...
Size Plating Tool + Tolerance - Tolerance
0.320 P T01 0.000000 0.000000
0.800 P T02 0.000000 0.000000
1.070 P T03 0.000000 0.000000
3.000 P T04 0.000000 0.000000
10.100 N T05 0.000000 0.000000
Drill files being output to directory 'R:/Projects/CIRAS-4/PLC/PC150-1 R1,R1' ...
'PC150-1 R1-1-6.drl' created for holes connecting TOP and BOTTOM
----------------------------------------------------------------
Tool Num Size +/- Tolerance Plating Quantity
T01 1. 0.3200 0.0000/ 0.0000 PLATED 124
---- Total holes: 124
---- Total head travel: 1.57 feet (0.48 meters)
'PC150-1 R1-1-6.drl' created for holes connecting TOP and BOTTOM
----------------------------------------------------------------
Tool Num Size +/- Tolerance Plating Quantity
T02 1. 0.8000 0.0000/ 0.0000 PLATED 12
---- Total holes: 12
---- Total head travel: 0.25 feet (0.08 meters)
'PC150-1 R1-1-6.drl' created for holes connecting TOP and BOTTOM
----------------------------------------------------------------
Tool Num Size +/- Tolerance Plating Quantity
T03 1. 1.0700 0.0000/ 0.0000 PLATED 18
T04 2. 3.0000 0.0000/ 0.0000 PLATED 4
T05 3. 10.1000 0.0000/ 0.0000 NON_PLATED 1
---- Total holes: 23
---- Total head travel: 1.26 feet (0.38 meters)
Here is the drill file that is generated showing 5 hole sizes in the initial list, but coordinates only for T03, T04 and T05:
M48
METRIC,TZ
T01C.32
T02C.8
T03C1.07
T04C3.
T05C10.1
;LEADER: 12
;HEADER:
;CODE : ASCII
;FILE : PC150-1 R1-1-6.drl for board R:/Projects/CIRAS-4/PLC/PC150-1 R1,R1/#Taaaaac01668.tmp ... layers TOP and BOTTOM
;T03 Holesize 1. = 1.070000 Tolerance = +0.000000/-0.000000 PLATED MM Quantity = 18
;T04 Holesize 2. = 3.000000 Tolerance = +0.000000/-0.000000 PLATED MM Quantity = 4
;T05 Holesize 3. = 10.100000 Tolerance = +0.000000/-0.000000 NON_PLATED MM Quantity = 1
%
G90
T03
X269600Y45000
X295000Y45000
X40000Y196900
R03Y25400
X490000Y348000
R05Y25400
X440000Y540000
R03X-25400
X142700Y530000
X117300Y530000
T04
X35000Y35000
X485000Y35000
X485000Y535000
X35000Y535000
T05
X150000Y285000
M30
↧