Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live
↧

Image may be NSFW.
Clik here to view.

Capture - Net name from port name

Is there a setting for automatically naming nets from port names in a hierarchical design? That is, when creating a netlist for Allegro in Capture./F

View Article


Image may be NSFW.
Clik here to view.

Orcad Capture Smart Pdf Pin Number Issue

Hi,I generated a pdf file for the schematic but the pin numbers of a part(D2) are missing in the pdf file. But the pin numbers for other parts(like D1) are correctly shown as expected.

View Article


Image may be NSFW.
Clik here to view.

to undo a delete command

hellois there a way to undo a delete function?i always use a delete key on the keyboard when i want to delete an object.but when i do it, i can not undo the delete.

View Article

Image may be NSFW.
Clik here to view.

zcopy question

hellois there a way to copy an object to two or more layers at once?i use a zcopy command to copy an object to a different layer.but i would like to find out if i can do it not to a single layer but to...

View Article

Image may be NSFW.
Clik here to view.

how to add mechanical drills or mounting holes to a footprint in allegro 16.6?

How to add some mounting holes (or mechanical holes) on a connector footprint that previous exists, and requiries 2 more holes/drills for fixing connector to the board? I was trying drawing cercles and...

View Article


Image may be NSFW.
Clik here to view.

Creating module using allegro 17.4 schematic

Hello,I am creating a module in Allegro 17.4 PCB editor but as expected there is no connectivity information that can be matched with my existed PCB design.My understanding is the I need to include the...

View Article

Image may be NSFW.
Clik here to view.

Delete a Cutout in an existing design

I need help - new to Orcad, I am using PCB Designer 17.2.I'm working on a PCB design that I inherited from an Evaluation Board. The design had a cutout that I need to remove. I have tried everything...

View Article

Image may be NSFW.
Clik here to view.

Unrouted net

Hi,Among the components in my layout, I have a transformer and an electrolytic capacitor (see picture).All the nets are routed, except this one. I've tried to think about everything - but for some...

View Article


Image may be NSFW.
Clik here to view.

How can I select a pcb layout item (net or pieces of tracks) and deleting it?...

Hi!I've opened an old project and after making the translation to 16.6 there appeared two bits of track that belongs to GND net. But the pads belongs to CHBN net. I don't know why the two gnd...

View Article


Image may be NSFW.
Clik here to view.

Hug only routing not working

I'm trying to route on an inner layer using bubble routing in hug only mode. Clearance view is set to channel so if I see a gap it should be possible to route through. However, it's not. I cannot route...

View Article

Image may be NSFW.
Clik here to view.

Orcad PCB Designer Rats config

Hello I'm new to Orcad PCB Designer, and i'm sure this problem is easy basic fix, but i can't find it, in any video or post.For some reason, some of the Rats in one of my PCB's apear with an X in for...

View Article

Image may be NSFW.
Clik here to view.

Importing from other tools

I'm having an outside vendor do some layout for us, but they don't have Allegro. The options are: Altium, PADS or Expedition. Which option would import with the fewest problems? I'm using Allegro 17.2...

View Article

Image may be NSFW.
Clik here to view.

Error: PXL failed. Unable to package the design.

Hi,I want to export physical, but appeared "Error: PXL failed. Unable to package the design.".Could you help to check it? Please refer to attached file "pxl.txt"Thank you.community.cadence.com/.../pxl.txt

View Article


Image may be NSFW.
Clik here to view.

OrCAD launch issue 17.4 as custom launch window appears everytime

I am facing this issue in opening OrCAD capture 17.4 s005. When I launch to capture the window appears as shown in attachment which takes about 1-2min stay and later license option appears. Its time...

View Article

Image may be NSFW.
Clik here to view.

No logical connections between footprints

Hello everyone.I have been working on a project and I've come across such issue.I created a schematic of a power converter. Here's a piece of it. Q1 transistor is in SOIC-8 package (1,2,3 - Source, 4 -...

View Article


Image may be NSFW.
Clik here to view.

how to lock alias in page view

how could i lock a net alias in page view mode ?when i RMB a net alias , there is a lock option, but it doesnt work.who can teach me how to lock it , and the tck/tk command ?

View Article

Image may be NSFW.
Clik here to view.

How to handle "unconnected pins" when they are apparently connected throught...

I have done a translation from old project to 16.6 orcad version. I have followed the whole of files traslation steps, importation, configurations, etc until I had no errors. I generated netlist and...

View Article


Image may be NSFW.
Clik here to view.

Is it possible to delete an only one rastnet instead "delete all" in allegro...

Hi, I've seen that allegro 16.6 there is an option that allows us to delete all rastnets at a time. I'm wondering if it is possible to selecting one rastnet and delete it.I was trying to select one of...

View Article

Image may be NSFW.
Clik here to view.

Extend Rigid-Flex!!!

Is there any easy way to extend the flexes in a rigid-flex board without rerouting the board and remake the outlines?I know You can make groups of components/routing and move relative to current...

View Article

Image may be NSFW.
Clik here to view.

Increasing distance between traces and planes.

I am trying to increase the distance between planes and traces, and anything I seem to try doesn't work. I have messed with settings in the constraint manager and nothing seems to change in the way I...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>