Quantcast
Channel: Cadence PCB Design Forum
Browsing all 5525 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

3D Canvas Viewer not bending PCB with proper radius

I have two almost identical bend zones setup in my PCB file. The only difference is one has the top as the inner side and the other the bottom to create a "stacked" PCB. The problem is 3D Canvas viewer...

View Article


Image may be NSFW.
Clik here to view.

Match lengths

Using 17.2 SO35. Routing a board that has a CPU, CPLD and SD ram. Did an earlier board at an earlier revision (17.2 not sure what version) that had the same combo with Address and Data lines going to a...

View Article


Image may be NSFW.
Clik here to view.

Footprint naming for like footprints with different pins missing

Are there industry-standard guidelines for naming footprints which are otherwise similar but have different pins missing? For example, take a look at the package options at...

View Article

Image may be NSFW.
Clik here to view.

Unable to import IBIS model into model editor

Hi,I tried importing the IBIS model into model editor by selecting the IBIS model. once I select the IBIS file and click on OK. I get the following error as shown in attachment do help me resolve the...

View Article

Image may be NSFW.
Clik here to view.

Counter Bore/Sink From Opposite Side

Hi Folks,Anyone use the new feature which allow you to define the counter bore/sink in the Padstack editor?Right now it is allowing you to define it from Top side but if i need it to define from bottom...

View Article


Image may be NSFW.
Clik here to view.

Custom HTML reports in 17.2

I have written some nice reports for internal use, both text reports and HTML reports. Both displayed fine in 16.6.In 17.2, my text reports are still OK but the HTML reports just display the raw HTML...

View Article

Image may be NSFW.
Clik here to view.

How to solve a warning "thc_pin_masqued"

Hi all,I have a simple design in DEHDL using an old component that has a hidden ground pin (no supply, it's an octal transistor with a common ground). The message is:WARNING (thc_pin_masqued)...

View Article

Image may be NSFW.
Clik here to view.

Translating from PADS

I can successfully import my PADS layout into PCB Editor with the exception of any 2D drawings that are on the silk layers (i.e., logos, arrows. plus/minus signs, etc.). I can see these elements in my...

View Article


Image may be NSFW.
Clik here to view.

Cannot release/reuse licence cache after 17.2 crash, recurring issue

So, i've had PCB Designer Standard crash on me 4 times over the past few weeks. After the crash i cannot use the program, as the license isn't released. The first time i could "Reset licence cache",...

View Article


Image may be NSFW.
Clik here to view.

Is it possible to define interchangeable part numbers in a BOM?

In our products we would like to be able to select interchangeable parts. Let me discuss quickly why this is useful and our motivation. We may want to allow purchasing of two parts for lead time...

View Article

Image may be NSFW.
Clik here to view.

Adding non-linked RefDes

How do I add text to the RefDes->Silkscreen Top or Bottom layers without attaching it to a component?For instance I want to put a label on the board and then change it later, but if I assign it to...

View Article

Image may be NSFW.
Clik here to view.

3d models are pink

HiWhy some step 3d models are displayed in pink colour 3d canvas?RegardsKriss

View Article

Image may be NSFW.
Clik here to view.

Unrouted connections

Hello I have these Unrouted connections. These are all the 0 (or gnd) pin of various components an I will connect all these to the Ground (I will have a ground plane - Dynamic copper on the top).Is...

View Article


Image may be NSFW.
Clik here to view.

individual Component level Custom derating files

Hi,I am using OrCAD Pspice Plus 17.2 version. In smoke analysis, i want to assign one derating factor for a set of resistors and another derating factor for the rest of the resistors. How can this be...

View Article

Image may be NSFW.
Clik here to view.

How to Create a load profile

Hi,I am using OrCAD pspice plus version 17.2, and am working on a design where i have to provide a load profile. Ex: My input source is 28V DC supply. initially my load will have some voltage across...

View Article


Image may be NSFW.
Clik here to view.

Border page lock

Hello,Is there any way to fix a page border in position in Concept HDL 17.2 ?During schematic entry the tool often selects the border (when clicking near it) and drags it all over the place which is...

View Article

Image may be NSFW.
Clik here to view.

Accidental annotation of schematic, update net in PCB editor?

So i've run into a bit of a rut. I renamed some connections in Capture, the hierarchical block had to be replaced, whereas netlist generation was impossible because of duplicate refdes for all parts in...

View Article


Image may be NSFW.
Clik here to view.

How to convert complete PCB library from 16.6 to 17.2 formats

Last year I had gone thru the library and updated all the footprints and pad stacks to 16.6 from previous versions of Allegro.I was able to multiple files at the same time.  Unfortunately I do not...

View Article

Image may be NSFW.
Clik here to view.

CIS database query columns

Hi all,I've been using CIS for some years now, and it's *great* when set up to query a MariaDB running on linux. (Upwards of 500k parts in the database, but database query is pretty quick).One thing...

View Article

Image may be NSFW.
Clik here to view.

Annotating Ref Des in schematic yet not impacting Layout parts

Does anyone have a way to change a Ref Des for a part in Capture and not have it impact the part in Layout?Typically when a Ref Des is changed the part is removed from the layout but we'd like to keep...

View Article
Browsing all 5525 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>